{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:47Z","timestamp":1740133307878,"version":"3.37.3"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology of Taiwan","doi-asserted-by":"publisher","award":["MOST 103-2221-E-110-077-MY3","MOST 104-3115-E-110-001"],"award-info":[{"award-number":["MOST 103-2221-E-110-077-MY3","MOST 104-3115-E-110-001"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/tvlsi.2017.2711924","type":"journal-article","created":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T18:36:30Z","timestamp":1498156590000},"page":"2434-2448","source":"Crossref","is-referenced-by-count":2,"title":["Cost-Effective Enhancement on Both Yield and Reliability for Cache Designs Based on Performance Degradation Tolerance"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7954-5569","authenticated-orcid":false,"given":"Tong-Yu","family":"Hsieh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tsung-Liang","family":"Chih","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mei-Jung","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2410218"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/PRDC.2006.56"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.22"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2013.6575314"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669126"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-45483-1_13"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749758"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2007.892119"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2015.7138735"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2595570"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"journal-title":"Computer Organization and Design The Hardware\/Software Interface","year":"2013","author":"patterson","key":"ref4"},{"journal-title":"Error Control Coding Fundamentals and Applications","year":"2004","author":"lin","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2009.5413171"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2007.81"},{"journal-title":"Standard performance evaluation corporation (SPEC) website","year":"2017","key":"ref29"},{"journal-title":"Intel Core I7 Processor","year":"2017","key":"ref5"},{"journal-title":"System on Chip Test Architectures","year":"2008","author":"wang","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669127"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990303"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"742","DOI":"10.1109\/TVLSI.2005.848824","article-title":"A built-in self-repair design for RAMs with 2-D redundancy","volume":"13","author":"li","year":"2005","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355594"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522347"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669128"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.22"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056055"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657029"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2010.20"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763257"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8015212\/07955045.pdf?arnumber=7955045","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:04:30Z","timestamp":1642003470000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7955045\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":29,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2711924","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,9]]}}}