{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:47Z","timestamp":1740133307669,"version":"3.37.3"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/tvlsi.2017.2713124","type":"journal-article","created":{"date-parts":[[2017,6,26]],"date-time":"2017-06-26T18:08:33Z","timestamp":1498500513000},"page":"2449-2457","source":"Crossref","is-referenced-by-count":4,"title":["Array Termination Impacts in Advanced SRAM"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8373-2052","authenticated-orcid":false,"given":"Randy W.","family":"Mann","sequence":"first","affiliation":[]},{"given":"Sandeep","family":"Puri","sequence":"additional","affiliation":[]},{"given":"Sheng","family":"Xie","sequence":"additional","affiliation":[]},{"given":"Daniel","family":"Marienfeld","sequence":"additional","affiliation":[]},{"given":"Joseph","family":"Versaggi","sequence":"additional","affiliation":[]},{"given":"Bianzhu","family":"Fu","sequence":"additional","affiliation":[]},{"given":"Michael","family":"Gribelyuk","sequence":"additional","affiliation":[]},{"given":"Ratheesh R.","family":"Thankalekshmi","sequence":"additional","affiliation":[]},{"given":"Xiaoqiang","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Hui","family":"Zang","sequence":"additional","affiliation":[]},{"given":"Chad E.","family":"Weintraub","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"114t","article-title":"Layout-induced stress effects in 14 nm & amp; 10 nm FinFETs and their impact on performance","author":"bardon","year":"2013","journal-title":"Proc Symp VLSI Technol (VLSIT)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2015.7292336"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"3114","DOI":"10.1063\/1.3224886","article-title":"Improved precision in strain measurement using nanobeam electron diffraction","volume":"95","author":"b\u00e9ch\u00e9","year":"2009","journal-title":"Appl Phys Lett"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1063\/1.4886137"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JMEMS.2009.2039697"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2010.06.009"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/BF00896619"},{"key":"ref4","first-page":"1","article-title":"Design\/technology co-optimization of strain-induced layout effects in 14 nm UTBB-FDSOI CMOS: Enablement and assessment of continuous-RX designs","author":"berthelon","year":"2016","journal-title":"Proc IEEE Symp VLSI Technol"},{"key":"ref3","first-page":"115","article-title":"Impact of well edge proximity effect on timing","author":"kanamoto","year":"2007","journal-title":"Proc 35th Eur Solid-State Device Res Conf (ESSDERC)"},{"key":"ref6","first-page":"412","article-title":"Implications of halo implant shadowing and backscattering from mask layer edges on device leakage current in 65 nm SRAM","author":"srinivasaiah","year":"2012","journal-title":"Proc 25th Int Conf VLSI Design"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2002.802623"},{"key":"ref8","first-page":"116t","article-title":"Process and local layout effect interaction on a high performance planar 20 nm CMOS","author":"sato","year":"2013","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2158863"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISICir.2011.6132011"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.815371"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609286"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8015212\/07959107.pdf?arnumber=7959107","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:04:30Z","timestamp":1642003470000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7959107\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":16,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2713124","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,9]]}}}