{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:12:51Z","timestamp":1761581571624,"version":"3.37.3"},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2017,12,1]],"date-time":"2017-12-01T00:00:00Z","timestamp":1512086400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,12,1]],"date-time":"2017-12-01T00:00:00Z","timestamp":1512086400000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,12,1]],"date-time":"2017-12-01T00:00:00Z","timestamp":1512086400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,12,1]],"date-time":"2017-12-01T00:00:00Z","timestamp":1512086400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000161","name":"NIST","doi-asserted-by":"publisher","award":["60NANB15D346"],"award-info":[{"award-number":["60NANB15D346"]}],"id":[{"id":"10.13039\/100000161","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004497","name":"Research Council KU Louvain","doi-asserted-by":"publisher","award":["OT\/13\/071"],"award-info":[{"award-number":["OT\/13\/071"]}],"id":[{"id":"10.13039\/501100004497","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003130","name":"Flemish Government through the FWO Project Cryptography secured against side-channel attacks by tailored implementations enabled by future technologies","doi-asserted-by":"publisher","award":["G0842.13"],"award-info":[{"award-number":["G0842.13"]}],"id":[{"id":"10.13039\/501100003130","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003132","name":"Institute for the Promotion of Innovation through Science and Technology in Flanders (IWT-Vlaanderen)","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003132","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/tvlsi.2017.2713483","type":"journal-article","created":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T18:47:22Z","timestamp":1498243642000},"page":"3291-3301","source":"Crossref","is-referenced-by-count":29,"title":["Securing the PRESENT Block Cipher Against Combined Side-Channel Analysis and Fault Attacks"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2711-8645","authenticated-orcid":false,"given":"Thomas","family":"De Cnudde","sequence":"first","affiliation":[]},{"given":"Svetla","family":"Nikova","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-24638-1_15"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-33027-8_5"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/s00145-010-9086-6"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-74735-2_31"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2016.15"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-23951-9_22"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-06734-6_17"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/s12095-014-0104-7"},{"key":"ref35","doi-asserted-by":"crossref","first-page":"91","DOI":"10.1007\/978-3-319-12160-4_6","article-title":"Enabling 3-share threshold implementations for all 4-bit s-boxes","volume":"8565","author":"kutzner","year":"2013","journal-title":"Information Security and Cryptology–ICISC 2013"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-20465-4_6"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-23951-9_20"},{"key":"ref40","first-page":"397","article-title":"RSA speedup with residue number system immune against hardware fault cryptanalysis","author":"yen","year":"2001","journal-title":"Information Security and Cryptology—ICISC 2001"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-27257-8_5"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2012.10"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_26"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48059-5_15"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-38348-9_9"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.808440"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/1-4020-8147-2_12"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-36400-5_2"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/11761679_19"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-47989-6_37"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45418-7_17"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357117"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44709-1_21"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-69053-0_4"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53008-5_11"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-28632-5_2"},{"key":"ref8","first-page":"92","article-title":"Passive and active combined attacks on AES combining fault attacks and side channel analysis","author":"amiel","year":"2007","journal-title":"Proc FDTC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0052259"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_25"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2010.17"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-68697-5_9"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/CIS.2010.84"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45146-4_27"},{"journal-title":"Nangate 45 nm Open Cell Library","year":"2008","author":"knudsen","key":"ref45"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/11935308_38"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1186\/1687-6180-2013-145"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/11545262_12"},{"key":"ref42","first-page":"1","article-title":"Test vector leakage assessment (TVLA) methodology in practice","author":"becker","year":"2013","journal-title":"Proc ICMC"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-45608-8_18"},{"key":"ref41","first-page":"1","article-title":"A testing methodology for side-channel resistance validation","author":"goodwill","year":"2011","journal-title":"NIST Non-invasive Attack Testing Workshop"},{"key":"ref23","first-page":"218","article-title":"Secure hardware implementation of non-linear functions in the presence of glitches","author":"nikova","year":"2008","journal-title":"Proc ICISC"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/GCCE.2014.7031104"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140239"},{"key":"ref43","first-page":"495","article-title":"Leakage assessment methodology—A clear roadmap for side-channel evaluations","author":"schneider","year":"2015","journal-title":"Cryptographic Hardware and Embedded Systems"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2015.7393338"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/92\/8118264\/7956221-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8118264\/07956221.pdf?arnumber=7956221","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,24]],"date-time":"2023-08-24T04:25:42Z","timestamp":1692851142000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7956221\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":47,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2713483","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,12]]}}}