{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:47:58Z","timestamp":1761648478477,"version":"3.37.3"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1514780","CNS-1628961"],"award-info":[{"award-number":["CCF-1514780","CNS-1628961"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"ND NASA EPSCoR"},{"name":"ND Venture"},{"name":"NDSU-RCA funding"},{"name":"Offerdahl Foundation"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/tvlsi.2017.2715002","type":"journal-article","created":{"date-parts":[[2017,6,28]],"date-time":"2017-06-28T18:10:43Z","timestamp":1498673443000},"page":"2625-2634","source":"Crossref","is-referenced-by-count":10,"title":["SPIDER: Sizing-Priority-Based Application-Driven Memory for Mobile Video Applications"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3297-7436","authenticated-orcid":false,"given":"Na","family":"Gong","sequence":"first","affiliation":[]},{"given":"Seyed Alireza","family":"Pourbakhsh","sequence":"additional","affiliation":[]},{"given":"Xiaowei","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Xin","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Dongliang","family":"Chen","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4731-8481","authenticated-orcid":false,"given":"Jinhui","family":"Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2086500"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373404"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2028933"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"56","DOI":"10.1109\/JSSC.2015.2465857","article-title":"A 0.5 nJ\/pixel 4 K H.265\/HEVC codec LSI for multi-format smartphone applications","volume":"51","author":"ju","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001343"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/2934583.2934619"},{"journal-title":"CACTI","year":"2017","key":"ref36"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418009"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2284362"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2013.100"},{"key":"ref11","first-page":"1","article-title":"An Analysis of Power Consumption in a Smartphone","author":"carroll","year":"2010","journal-title":"Proc USENIX Annu Tech Conf"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.886542"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.907998"},{"key":"ref14","first-page":"458","article-title":"A process-variation-tolerant dual-power-supply SRAM with 0.179 $\\mu$ m2 Cell in 40nm CMOS using level-programmable wordline driver","author":"hirabayashi","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001872"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2280312"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864124"},{"key":"ref18","first-page":"211","article-title":"A 45nm dual-port SRAM with write and read capability enhancement at low voltage","author":"wang","year":"2007","journal-title":"Proc IEEE Int SOC Conf"},{"key":"ref19","first-page":"9","article-title":"Wordline & bitline pulsing schemes for improving SRAM cell stability in low-Vcc 65nm CMOS designs","author":"khellah","year":"2006","journal-title":"Proc Symp VLSI Circuits"},{"journal-title":"H 264\/AVC JM Simulator","year":"2014","key":"ref28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2185335"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2332267"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2011.2105550"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2031468"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2016.7479147"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2291091"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2158345"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2231018"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2280310"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SURV.2012.111412.00051"},{"journal-title":"Cisco Visual Networking Index Global Mobile Data Traffic Forecast Update 2012-2017","year":"2013","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014009"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2020201"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859030"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2109440"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2291064"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2316219"},{"key":"ref25","first-page":"560","article-title":"A 100MHz to 1GHz, 0.35V to 1.5V supply $256\\times64$ SRAM block using symmetrized 9T SRAM cell with controlled read","author":"verkila","year":"2008","journal-title":"Proc Conf VLSI Design"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/92\/8015212\/7961265-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8015212\/07961265.pdf?arnumber=7961265","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:48:32Z","timestamp":1649443712000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7961265\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":38,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2715002","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,9]]}}}