{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:48Z","timestamp":1740133308000,"version":"3.37.3"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2017,10,1]],"date-time":"2017-10-01T00:00:00Z","timestamp":1506816000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology of Taiwan","doi-asserted-by":"publisher","award":["MOST 104-2220-E-002-003","MOST 105-2218-E-002-024"],"award-info":[{"award-number":["MOST 104-2220-E-002-003","MOST 105-2218-E-002-024"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/tvlsi.2017.2715803","type":"journal-article","created":{"date-parts":[[2017,6,26]],"date-time":"2017-06-26T18:08:33Z","timestamp":1498500513000},"page":"2803-2816","source":"Crossref","is-referenced-by-count":7,"title":["Variation-Aware Reliable Many-Core System Design by Exploiting Inherent Core Redundancy"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4731-8633","authenticated-orcid":false,"given":"Huai-Ting","family":"Li","sequence":"first","affiliation":[]},{"given":"Ching-Yao","family":"Chou","sequence":"additional","affiliation":[]},{"given":"Yuan-Ting","family":"Hsieh","sequence":"additional","affiliation":[]},{"given":"Wei-Ching","family":"Chu","sequence":"additional","affiliation":[]},{"given":"An-Yeu","family":"Wu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.023"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657025"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.70"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ALLERTON.2014.7028472"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-014-0958-0"},{"key":"ref30","first-page":"1","article-title":"Combined DVFS and mapping exploration for lifetime and soft-error susceptibility improvement in MPSoCs","author":"das","year":"2014","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176659"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253181"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250726"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2006.42"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2179038"},{"key":"ref40","first-page":"1135","article-title":"Learning both weights and connections for efficient neural networks","volume":"28","author":"han","year":"2015","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2013.14"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2007.100"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC.and.EUC.2013.299"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC.2012.233"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC.2014.33"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/SiPS.2015.7345008"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT.2016.7482558"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2006.283890"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2007.913186"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2080550"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2012.2219070"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/PRDC.2008.40"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.874359"},{"key":"ref6","first-page":"1117","article-title":"Impact of process variation on soft error vulnerability for nanometer VLSI circuits","author":"ding","year":"2005","journal-title":"Proc ASICON"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2011.5993811"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364539"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313834"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1147\/rd.62.0200"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.917729"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2012.7476487"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2008.12"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224263"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457242"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.826201"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45591-4_46"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2010.37"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.168"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2005.15"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.253"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8049574\/07959084.pdf?arnumber=7959084","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:23:41Z","timestamp":1642004621000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7959084\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":44,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2715803","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,10]]}}}