{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,17]],"date-time":"2026-01-17T19:35:17Z","timestamp":1768678517492,"version":"3.49.0"},"reference-count":6,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2017,10,1]],"date-time":"2017-10-01T00:00:00Z","timestamp":1506816000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Spanish Government projects through the European FEDER program","award":["TEC2011-28302"],"award-info":[{"award-number":["TEC2011-28302"]}]},{"name":"Spanish Government projects through the European FEDER program","award":["TEC2015-68448-R"],"award-info":[{"award-number":["TEC2015-68448-R"]}]},{"DOI":"10.13039\/501100000844","name":"European Space Agency","doi-asserted-by":"crossref","award":["4000108445-13-NL-RA"],"award-info":[{"award-number":["4000108445-13-NL-RA"]}],"id":[{"id":"10.13039\/501100000844","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/tvlsi.2017.2718625","type":"journal-article","created":{"date-parts":[[2017,7,14]],"date-time":"2017-07-14T18:32:18Z","timestamp":1500057138000},"page":"2966-2970","source":"Crossref","is-referenced-by-count":4,"title":["Fast Background Calibration of Sampling Timing Skew in SHA-Less Pipeline ADCs"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5272-5802","authenticated-orcid":false,"given":"A. J.","family":"Gines","sequence":"first","affiliation":[]},{"given":"E. J.","family":"Peralias","sequence":"additional","affiliation":[]},{"given":"A.","family":"Rueda","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.836842"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320895"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2464684"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2151510"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2361339"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032636"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8049574\/07981405.pdf?arnumber=7981405","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:23:42Z","timestamp":1642004622000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7981405\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":6,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2718625","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,10]]}}}