{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,9]],"date-time":"2026-04-09T10:48:19Z","timestamp":1775731699244,"version":"3.50.1"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2017,10,1]],"date-time":"2017-10-01T00:00:00Z","timestamp":1506816000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/tvlsi.2017.2723475","type":"journal-article","created":{"date-parts":[[2017,7,14]],"date-time":"2017-07-14T18:32:18Z","timestamp":1500057138000},"page":"2971-2975","source":"Crossref","is-referenced-by-count":66,"title":["Fast Binary Counters Based on Symmetric Stacking"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4531-0224","authenticated-orcid":false,"given":"Christopher","family":"Fritz","sequence":"first","affiliation":[]},{"given":"Adly T.","family":"Fam","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"661","article-title":"Low voltage, low power (5:2) compressor cell for fast arithmetic circuits","volume":"2","author":"gu","year":"2003","journal-title":"Proc IEEE Int Conf Acoust Speech Signal Process (ICASSP)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2001.986892"},{"key":"ref12","author":"koren","year":"2002","journal-title":"Computer Arithmetic Algorithms"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/AICCSA.2007.370924"},{"key":"ref14","first-page":"234","article-title":"A 1.2-ns \n$16\\times16$\n-bit binary multiplier using high speed compressors","volume":"4","author":"dandapat","year":"2010","journal-title":"Int J Elect Electron Eng"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20010170"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1049\/el:19980306"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1991.145532"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/12.403712"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228833"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCES.2015.7393033"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/12.485568"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.116"},{"key":"ref2","first-page":"349","article-title":"Some schemes for parallel multipliers","volume":"34","author":"dadda","year":"1965","journal-title":"Alta Freq"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1964.263830"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCES.2015.7393034"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8049574\/07981402.pdf?arnumber=7981402","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:23:40Z","timestamp":1642004620000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7981402\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":16,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2723475","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,10]]}}}