{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T07:01:00Z","timestamp":1771657260579,"version":"3.50.1"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2017,11,1]],"date-time":"2017-11-01T00:00:00Z","timestamp":1509494400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","award":["105-2221-E-324-023"],"award-info":[{"award-number":["105-2221-E-324-023"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/tvlsi.2017.2729884","type":"journal-article","created":{"date-parts":[[2017,7,31]],"date-time":"2017-07-31T18:09:09Z","timestamp":1501524549000},"page":"3033-3044","source":"Crossref","is-referenced-by-count":65,"title":["Low-Power 19-Transistor True Single-Phase Clocking Flip-Flop Design Based on Logic Structure Reduction Schemes"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6240-6055","authenticated-orcid":false,"given":"Jin-Fa","family":"Lin","sequence":"first","affiliation":[]},{"given":"Ming-Hwa","family":"Sheu","sequence":"additional","affiliation":[]},{"given":"Yin-Tsung","family":"Hwang","sequence":"additional","affiliation":[]},{"given":"Chen-Syuan","family":"Wong","sequence":"additional","affiliation":[]},{"given":"Ming-Yan","family":"Tsai","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.826192"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2029116"},{"key":"ref12","first-page":"338","article-title":"A 77% energy-saving 22-transistor single-phase-clocking D-flip-flop with adaptive-coupling configuration in 40 nm CMOS","author":"teh","year":"2011","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2332532"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1147\/rd.475.0567"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.853449"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2005.860716"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2016.2543745"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.845191"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.340421"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1996.488543"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.753687"},{"key":"ref8","first-page":"207","article-title":"Comparative delay and energy of single edge-triggered and dual edge triggered pulsed flip-flops for high-performance microprocessors","author":"tschanz","year":"2001","journal-title":"Proc ISPLED"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.760383"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1002\/0471723703"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.668997"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.938376"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8079089\/07997755.pdf?arnumber=7997755","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:22:22Z","timestamp":1642004542000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7997755\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":17,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2729884","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,11]]}}}