{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,3]],"date-time":"2025-12-03T17:46:43Z","timestamp":1764784003594,"version":"3.37.3"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2017,11,1]],"date-time":"2017-11-01T00:00:00Z","timestamp":1509494400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/tvlsi.2017.2730283","type":"journal-article","created":{"date-parts":[[2017,8,3]],"date-time":"2017-08-03T18:14:57Z","timestamp":1501784097000},"page":"3057-3066","source":"Crossref","is-referenced-by-count":10,"title":["Adaptive Bus Encoding for Transition Reduction on Off-Chip Buses With Dynamically Varying Switching Characteristics"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1678-3041","authenticated-orcid":false,"given":"Sumantra","family":"Sarkar","sequence":"first","affiliation":[]},{"given":"Ayan","family":"Biswas","sequence":"additional","affiliation":[]},{"given":"Anindya Sundar","family":"Dhar","sequence":"additional","affiliation":[]},{"given":"Rahul M.","family":"Rao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"24","article-title":"System-level power optimization of special purpose applications: the Beach Solution","author":"benini","year":"1997","journal-title":"Proceedings of 1997 International Symposium on Low Power Electronics and Design LPE"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/92.736129"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/92.365453"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/GLSV.1995.516027"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169303"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1998.708174"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2000.835099"},{"key":"ref17","first-page":"66","article-title":"Adaptive bus encoding technique for switching activity reduced data transfer over wide system busses","author":"siegmund","year":"2000","journal-title":"Proc Int'l Workshop Power and Timing Modeling Optimization and Simulation"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383129"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/43.863637"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/92.645071"},{"key":"ref3","first-page":"209","article-title":"Limited-weight codes for low-power","author":"stan","year":"1994","journal-title":"Proc IEEE Int Workshop Low Power Design"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/GLSV.1997.580414"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/54.329448"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/92.766748"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1998.655959"},{"article-title":"A power analysis of a microprocessor: A study of an implementation of the MIPS R3000 architecture","year":"1994","author":"burd","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/92.784097"},{"journal-title":"Circuits Interconnections and Packaging for VLSI","year":"1990","author":"bakuglo","key":"ref1"},{"key":"ref20","first-page":"1059","article-title":"An adaptive dictionary encoding scheme for SOC data busses","author":"lv","year":"2002","journal-title":"Proc Design and Test in Europe (DATE) Conf"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2001.945379"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176262"},{"key":"ref24","first-page":"267","article-title":"Power efficient encoding techniques for off-chip data busses","author":"suresh","year":"2003","journal-title":"Proc Int Conf Compilers Arch Synth Embed Syst (CASES)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1013948.1013953"},{"key":"ref26","first-page":"112","article-title":"Design issues for bus switch systems in deep sub-micro metric CMOS technologies","author":"olivieri","year":"2005","journal-title":"Proc IASTED Conf Circuits Signals Syst (CSS)"},{"key":"ref25","first-page":"44","article-title":"FVMSB: A scheme for reducing transition activity on data busses","author":"suresh","year":"2003","journal-title":"Proc Int Conf High Perform Comput (HiPC)"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8079089\/08000614.pdf?arnumber=8000614","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:22:22Z","timestamp":1642004542000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8000614\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":26,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2730283","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,11]]}}}