{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,11]],"date-time":"2025-04-11T04:59:12Z","timestamp":1744347552665,"version":"3.37.3"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2017,11,1]],"date-time":"2017-11-01T00:00:00Z","timestamp":1509494400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100006410","name":"Analog Devices Pvt., Ltd., Bengaluru, India","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006410","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/tvlsi.2017.2731262","type":"journal-article","created":{"date-parts":[[2017,8,8]],"date-time":"2017-08-08T18:28:49Z","timestamp":1502216929000},"page":"3175-3185","source":"Crossref","is-referenced-by-count":3,"title":["Achieving Theoretical Limit of SFDR in Pipelined ADCs"],"prefix":"10.1109","volume":"25","author":[{"given":"Vineeth","family":"Sarma","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chithira","family":"Ravi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3563-9096","authenticated-orcid":false,"given":"Bibhu Datta","family":"Sahoo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.173093"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.90028"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.90027"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.75065"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.261994"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2252518"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.972143"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.836230"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2014.6908601"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031044"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.832755"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1948.tb01340.x"},{"article-title":"A 10-bit, 100 MS\/s A\/D converter using folding, interpolation, and analog encoding","year":"1993","author":"colleran","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/19.492748"},{"article-title":"Increasing the spurious-free dynamic range of an integrated spectrum analyzer","year":"2008","author":"alink","key":"ref8"},{"article-title":"Taking the mystery out of the infamous formula, &#x2018;SNR = 6.02 N + 1.76 dB,&#x2019; and why you should care","year":"2009","author":"kester","key":"ref7"},{"article-title":"Noise, speed, and power trade-offs in pipelined analog to digital converters","year":"1995","author":"cline","key":"ref2"},{"article-title":"Analysis and design of an ADC for spectrum analyzer","year":"2011","author":"bicker","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TASSP.1985.1164729"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2015.7182041"},{"key":"ref22","first-page":"946","article-title":"An analytical approach to estimate spurious free dynamic range in pipeline A\/D converters","author":"taherzadeh-sani","year":"2003","journal-title":"Proc IEEE 10th Int Electron Circuits Syst"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2014.105"},{"journal-title":"Analog Design Essentials","year":"2006","author":"sansen","key":"ref23"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8079089\/08004505.pdf?arnumber=8004505","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:22:23Z","timestamp":1642004543000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8004505\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":23,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2731262","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,11]]}}}