{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:49Z","timestamp":1740133309229,"version":"3.37.3"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2017,10,1]],"date-time":"2017-10-01T00:00:00Z","timestamp":1506816000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004543","name":"China Scholarship Council","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004543","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/tvlsi.2017.2732062","type":"journal-article","created":{"date-parts":[[2017,8,8]],"date-time":"2017-08-08T18:28:49Z","timestamp":1502216929000},"page":"2976-2980","source":"Crossref","is-referenced-by-count":6,"title":["Architecture Design of a Memory Subsystem for Massive MIMO Baseband Processing"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5441-4821","authenticated-orcid":false,"given":"Yangxurui","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liang","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Viktor","family":"Owall","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2435522"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2295116"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s11554-014-0481-3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/71.506698"},{"key":"ref11","first-page":"1420","article-title":"Memory organization with multi-pattern parallel accesses","author":"vitkovski","year":"2008","journal-title":"Proc Des Autom Test Eur"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2008.918273"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2180430"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865481"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2014.7037384"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771787"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2004.1341263"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2014.6736761"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8049574\/08004472.pdf?arnumber=8004472","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:23:40Z","timestamp":1642004620000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8004472\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":12,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2732062","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,10]]}}}