{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,24]],"date-time":"2026-02-24T18:25:49Z","timestamp":1771957549506,"version":"3.50.1"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2017,11,1]],"date-time":"2017-11-01T00:00:00Z","timestamp":1509494400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,11,1]],"date-time":"2017-11-01T00:00:00Z","timestamp":1509494400000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,11,1]],"date-time":"2017-11-01T00:00:00Z","timestamp":1509494400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,11,1]],"date-time":"2017-11-01T00:00:00Z","timestamp":1509494400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1565404"],"award-info":[{"award-number":["CCF-1565404"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2646"],"award-info":[{"award-number":["2646"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/tvlsi.2017.2734685","type":"journal-article","created":{"date-parts":[[2017,8,15]],"date-time":"2017-08-15T18:21:29Z","timestamp":1502821289000},"page":"3237-3250","source":"Crossref","is-referenced-by-count":17,"title":["Design of Reliable SoCs With BIST Hardware and Machine Learning"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9820-3695","authenticated-orcid":false,"given":"Mehdi","family":"Sadi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gustavo K.","family":"Contreras","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jifeng","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"LeRoy","family":"Winemberg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark","family":"Tehranipoor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","year":"2016","journal-title":"Oracle"},{"key":"ref32","year":"2016","journal-title":"ITC99"},{"key":"ref31","first-page":"2-1","article-title":"Aging-aware adaptive voltage scaling of product blocks in 28 nm nodes","volume":"7c","author":"huard","year":"2016","journal-title":"Proc IEEE Int Rel Phys Symp"},{"key":"ref30","first-page":"1","article-title":"Aging-aware Adaptive Voltage Scaling in 22 nm high-K\/metal-gate tri-gate CMOS","author":"cho","year":"2015","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref36","year":"2015"},{"key":"ref35","year":"2015"},{"key":"ref34","year":"2016","journal-title":"Opencores"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.52"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2785988"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2596682"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2620903"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2036628"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.152"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401581"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2016.7805862"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2015.7138768"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2205026"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"263","DOI":"10.1613\/jair.105","article-title":"Solving multiclass learning problems via error-correcting output codes","volume":"2","author":"dietterich","year":"1995","journal-title":"J Artif Intell Res"},{"key":"ref4","first-page":"2f-2-1","article-title":"Transistor aging and reliability in 14 nm tri-gate technology","author":"novak","year":"2015","journal-title":"Proc IEEE Int Rel Phys Symp"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1023\/A:1010933404324"},{"key":"ref3","first-page":"3a-1-1","article-title":"Workload dependent NBTI and PBTI analysis for a sub-45 nm commercial microprocessor","author":"mintarno","year":"2013","journal-title":"Proc IEEE Int Rel Phys Symp (IRPS)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2298333"},{"key":"ref29","first-page":"148","article-title":"Experiments with a new boosting algorithm","author":"freund","year":"1996","journal-title":"Proc 13th Int Conf Mach Learn"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2100531"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2220912"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2321204"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2016.7574536"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2138250"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2014.6860628"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2043591"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2602806"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2015.7315151"},{"key":"ref24","first-page":"1157","article-title":"An introduction to variable and feature selection","volume":"3","author":"guyon","year":"2003","journal-title":"J Mach Learn Res"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2013.6658516"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/BF00058655"},{"key":"ref25","year":"2016","journal-title":"Softmax Regression"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/92\/8079089\/8010866-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8079089\/08010866.pdf?arnumber=8010866","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:48:33Z","timestamp":1649443713000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8010866\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":36,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2734685","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,11]]}}}