{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,25]],"date-time":"2026-01-25T13:01:10Z","timestamp":1769346070291,"version":"3.49.0"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2017,11,1]],"date-time":"2017-11-01T00:00:00Z","timestamp":1509494400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/tvlsi.2017.2735299","type":"journal-article","created":{"date-parts":[[2017,8,17]],"date-time":"2017-08-17T18:14:15Z","timestamp":1502993655000},"page":"3077-3088","source":"Crossref","is-referenced-by-count":55,"title":["Exposing Approximate Computing Optimizations at Different Levels: From Behavioral to Gate-Level"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6239-6774","authenticated-orcid":false,"given":"Siyuan","family":"Xu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Benjamin Carrion","family":"Schafer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CADS.2013.6714233"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372600"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.51"},{"key":"ref13","first-page":"1","article-title":"ABACUS: A technique for automated behavioral synthesis of approximate computing circuits","author":"nepal","year":"2014","journal-title":"Proc DATE"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744863"},{"key":"ref15","first-page":"1279","article-title":"Grater: An Approximation Workflow for Exploiting Data-Level Parallelism in FPGA Acceleration","author":"atieh lotfi","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.110"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"701","DOI":"10.7873\/DATE.2015.0618","article-title":"ApproxANN: An Approximate Computing Framework for Artificial Neural Network","author":"qian zhang","year":"2015","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593092"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2501306"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2505723"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2010.5647727"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527240"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2893356"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691096"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228509"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993675"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.90"},{"key":"ref9","first-page":"1","article-title":"A low-power, high-performance approximate multiplier with configurable partial error recovery","author":"liu","year":"2014","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref20","year":"2017"},{"key":"ref22","year":"2017","journal-title":"CyberWorkBench NEC"},{"key":"ref21","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4020-8588-8","author":"coussy","year":"2008","journal-title":"High-Level Synthesis from Algorithm to Digital Circuit"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2014.2320556"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/CDC.1985.268603"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8079089\/08012466.pdf?arnumber=8012466","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:22:22Z","timestamp":1642004542000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8012466\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":24,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2735299","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,11]]}}}