{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,15]],"date-time":"2025-11-15T03:57:10Z","timestamp":1763179030535,"version":"3.37.3"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2017,11,1]],"date-time":"2017-11-01T00:00:00Z","timestamp":1509494400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"National Science and Technology Major Projects of China","award":["2012ZX03004007"],"award-info":[{"award-number":["2012ZX03004007"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61222405"],"award-info":[{"award-number":["61222405"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/tvlsi.2017.2736003","type":"journal-article","created":{"date-parts":[[2017,8,18]],"date-time":"2017-08-18T18:24:26Z","timestamp":1503080666000},"page":"3113-3124","source":"Crossref","is-referenced-by-count":12,"title":["An Interference-Robust Reconfigurable Receiver With Automatic Frequency-Calibrated LNA in 65-nm CMOS"],"prefix":"10.1109","volume":"25","author":[{"given":"Xinwang","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Zipeng","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Yanqiang","family":"Gao","sequence":"additional","affiliation":[]},{"given":"Feng","family":"Ma","sequence":"additional","affiliation":[]},{"given":"Jiachen","family":"Hao","sequence":"additional","affiliation":[]},{"given":"Guodong","family":"Zhu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4399-4423","authenticated-orcid":false,"given":"Baoyong","family":"Chi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2014.10.010"},{"key":"ref11","first-page":"181","article-title":"A 0.9 GHz-5.8 GHz SDR receiver front-end with transformer-based current-gain boosting and 81-dB 3rd-order-harmonic rejection ratio","author":"ng","year":"2013","journal-title":"Proc ESSCIRC"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2271859"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2303791"},{"key":"ref14","first-page":"329","article-title":"A 50 MHz-6 GHz, \n$2\\times 2$\n MIMO, reconfigurable architecture, software-defined radio in 130 nm CMOS","author":"analui","year":"2014","journal-title":"Proc RFIC"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2458971"},{"key":"ref16","first-page":"249","article-title":"A 0.1-5 GHz flexible SDR receiver in 65 nm CMOS","author":"zhang","year":"2014","journal-title":"Proc A-SSCC Nov"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2016.2529598"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2695719"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2144110"},{"key":"ref3","first-page":"222","article-title":"A 0.2-to-2.0 GHz 65 nm CMOS Receiver without LNA achieving >11 dBm IIP3 and","author":"soer","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2321148"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2417808"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.853966"},{"key":"ref7","first-page":"68","article-title":"A 23 mW fully integrated GPS receiver with robust interferer rejection in 65nm CMOS","author":"hyunwon","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2077151"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2403324"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2009.2031929"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8079089\/08013116.pdf?arnumber=8013116","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:22:20Z","timestamp":1642004540000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8013116\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":18,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2736003","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,11]]}}}