{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T10:51:13Z","timestamp":1761562273514,"version":"3.37.3"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2017,11,1]],"date-time":"2017-11-01T00:00:00Z","timestamp":1509494400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","award":["MOST 104-2622-E-006-040-CC2","105-2218-E-110-006","105-2221-E-110-058"],"award-info":[{"award-number":["MOST 104-2622-E-006-040-CC2","105-2218-E-110-006","105-2221-E-110-058"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/tvlsi.2017.2736782","type":"journal-article","created":{"date-parts":[[2017,8,18]],"date-time":"2017-08-18T18:24:26Z","timestamp":1503080666000},"page":"3166-3174","source":"Crossref","is-referenced-by-count":8,"title":["A Dynamic Leakage and Slew Rate Compensation Circuit for 40-nm CMOS Mixed-Voltage Output Buffer"],"prefix":"10.1109","volume":"25","author":[{"given":"Tzung-Je","family":"Lee","sequence":"first","affiliation":[]},{"given":"Tsung-Yi","family":"Tsai","sequence":"additional","affiliation":[]},{"given":"Wei","family":"Lin","sequence":"additional","affiliation":[]},{"given":"U-Fat","family":"Chio","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2426-2879","authenticated-orcid":false,"given":"Chua-Chin","family":"Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IPDI.1998.663621"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.813253"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810030"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332806"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/APASIC.2004.1349423"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373467"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2038631"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2244351"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2226515"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2014.09.010"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.843599"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.75"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.882816"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.799855"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"763","DOI":"10.1109\/TCSI.2008.2002921","article-title":"Wide-range 5.0\/3.3\/1.8-V I\/O buffer using 0.35-m 3.3-V CMOS technology","volume":"56","author":"lee","year":"2009","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.881546"},{"key":"ref2","first-page":"599","article-title":"Short-channel effects and device models","author":"leakage","year":"2001","journal-title":"Design of Analog CMOS Integrated Circuits"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.906960"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215744"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8079089\/08013062.pdf?arnumber=8013062","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:22:21Z","timestamp":1642004541000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8013062\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":19,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2736782","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,11]]}}}