{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:47:57Z","timestamp":1761648477320,"version":"3.37.3"},"reference-count":7,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2017,11,1]],"date-time":"2017-11-01T00:00:00Z","timestamp":1509494400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/tvlsi.2017.2737523","type":"journal-article","created":{"date-parts":[[2017,8,17]],"date-time":"2017-08-17T18:14:15Z","timestamp":1502993655000},"page":"3260-3264","source":"Crossref","is-referenced-by-count":5,"title":["An R2R-DAC-Based Architecture for Equalization-Equipped Voltage-Mode PAM-4 Wireline Transmitter Design"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1132-7677","authenticated-orcid":false,"given":"Boyu","family":"Hu","sequence":"first","affiliation":[]},{"given":"Yuan","family":"Du","sequence":"additional","affiliation":[]},{"given":"Rulin","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Jeffrey","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Young-Kai","family":"Chen","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2934-9359","authenticated-orcid":false,"given":"Mau-Chung Frank","family":"Chang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"60","article-title":"A 16-to-40 Gb\/s quarter-rate NRZ\/PAM4 dual-mode transmitter in 14 nm CMOS","author":"kim","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref3","first-page":"58","article-title":"A 36 Gb\/s PAM4 transmitter using an 8b 18 GS\/S DAC in 28 nm CMOS","author":"nazemi","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","first-page":"72","article-title":"A 25 Gb\/s PAM4 transmitter in 90 nm CMOS SOI","author":"menolfi","year":"2005","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417909"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001934"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2151530"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2411625"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8079089\/08012497.pdf?arnumber=8012497","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:22:20Z","timestamp":1642004540000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8012497\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":7,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2737523","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,11]]}}}