{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,25]],"date-time":"2026-02-25T17:55:58Z","timestamp":1772042158197,"version":"3.50.1"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2017,11,1]],"date-time":"2017-11-01T00:00:00Z","timestamp":1509494400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/tvlsi.2017.2739108","type":"journal-article","created":{"date-parts":[[2017,8,28]],"date-time":"2017-08-28T18:11:16Z","timestamp":1503943876000},"page":"3193-3206","source":"Crossref","is-referenced-by-count":20,"title":["A Low-Power High-Speed Hybrid ADC With Merged Sample-and-Hold and DAC Functions for Efficient Subranging Time-Interleaved Operation"],"prefix":"10.1109","volume":"25","author":[{"given":"Seyed Alireza","family":"Zahrai","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marina","family":"Zlochisti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nicolas","family":"Le Dortz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6044-3693","authenticated-orcid":false,"given":"Marvin","family":"Onabajo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884231"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2256236"},{"key":"ref33","first-page":"233","article-title":"A reconfigurable low-noise dynamic comparator with offset calibration in 90 nm CMOS","author":"chan","year":"2011","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-2296-9"},{"key":"ref31","article-title":"On-chip digital calibration for automatic input impedance boosting during biopotential measurements","author":"zahrai","year":"2015","journal-title":"Proc IEEE Int Midwest Symp Circuits Syst (MWSCAS)"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2013628"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2012.6292010"},{"key":"ref36","author":"razavi","year":"2001","journal-title":"Design of Analog CMOS Integrated Circuits"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/4.340424"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2161368"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/81.915383"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/4.34103"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2418835"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2385214"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2538139"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215756"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243803"},{"key":"ref16","first-page":"86","article-title":"A 3.8 mW 8b 1 GS\/s 2 b\/cycle interleaving SAR ADC with compact DAC structure","author":"chan","year":"2012","journal-title":"Proc Symp VLSI Circuits (VLSIC)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2214181"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006315"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"1829","DOI":"10.1109\/TCSI.2009.2037403","article-title":"An asynchronous binary-search ADC architecture with a reduced comparator count","volume":"57","author":"lin","year":"2010","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref28","first-page":"195","article-title":"A kick-back reduced comparator for a 4-6-bit 3-GS\/s flash ADC in a 90 nm CMOS process","author":"sundstrom","year":"2007","journal-title":"Proc Int Conf Mixed Design Integr Circuits Syst"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2246206"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2015.2418155"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2168020"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757481"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108125"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2353058"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2239005"},{"key":"ref7","first-page":"468","article-title":"A 10b 2.6 GS\/s time-interleaved SAR ADC with background timing-skew calibration","author":"lin","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2333672"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2012329"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2312211"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2050942"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2362851"},{"key":"ref21","first-page":"464","article-title":"A 21 fJ\/conv-step 9 ENOB 1.6 GS\/S 2x time-interleaved FATI SAR ADC with background offset and timing-skew calibration in 45 nm CMOS","author":"sung","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.760369"},{"key":"ref23","article-title":"A low-power hybrid ADC architecture for high-speed medium-resolution applications","author":"zahrai","year":"2015","journal-title":"Proc IEEE Int Midwest Symp Circuits Syst (MWSCAS)"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2015.7282059"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9716-3"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8079089\/08017456.pdf?arnumber=8017456","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:22:23Z","timestamp":1642004543000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8017456\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":40,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2739108","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,11]]}}}