{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,27]],"date-time":"2026-01-27T22:19:04Z","timestamp":1769552344431,"version":"3.49.0"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2017,12,1]],"date-time":"2017-12-01T00:00:00Z","timestamp":1512086400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/tvlsi.2017.2746683","type":"journal-article","created":{"date-parts":[[2017,9,8]],"date-time":"2017-09-08T18:23:49Z","timestamp":1504895029000},"page":"3473-3483","source":"Crossref","is-referenced-by-count":59,"title":["A 32-nm Subthreshold 7T SRAM Bit Cell With Read Assist"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1804-5202","authenticated-orcid":false,"given":"Shourya","family":"Gupta","sequence":"first","affiliation":[]},{"given":"Kirti","family":"Gupta","sequence":"additional","affiliation":[]},{"given":"Neeta","family":"Pandey","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"238","article-title":"A 16 nm 128 Mb SRAM in high-\n$\\kappa $\n metal-gate FinFET technology with write-assist circuitry for low-VMIN applications","author":"chen","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494078"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2160812"},{"key":"ref13","first-page":"1","article-title":"Design challenges for 22 nm CMOS and beyond","author":"borkar","year":"2009","journal-title":"IEDM Tech Dig"},{"key":"ref14","first-page":"1452","article-title":"Low power and robust 7 T dual-V t SRAM circuit","author":"tawfik","year":"2008","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696326"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.2007.374463"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1393921.1393954"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2337958"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/EEEI.2012.6377025"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2014.2369331"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852162"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2029114"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2412973"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342773"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7046972"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.873215"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164300"},{"key":"ref9","first-page":"158","article-title":"A 45 nm 0.6 V cross-point 8 T SRAM with negative biased read\/write assist","author":"yabuuchi","year":"2009","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/4.962296"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8118264\/08030353.pdf?arnumber=8030353","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:25:29Z","timestamp":1642004729000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8030353\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":20,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2746683","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,12]]}}}