{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,13]],"date-time":"2026-06-13T13:11:15Z","timestamp":1781356275471,"version":"3.54.1"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2017,12,1]],"date-time":"2017-12-01T00:00:00Z","timestamp":1512086400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/tvlsi.2017.2747132","type":"journal-article","created":{"date-parts":[[2017,9,13]],"date-time":"2017-09-13T18:09:59Z","timestamp":1505326199000},"page":"3444-3454","source":"Crossref","is-referenced-by-count":15,"title":["A 400-MS\/s 10-b 2-b\/Step SAR ADC With 52-dB SNDR and 5.61-mW Power Dissipation in 65-nm CMOS"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7462-1748","authenticated-orcid":false,"given":"Qing","family":"Liu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wei","family":"Shu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Joseph S.","family":"Chang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2239005"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2259013"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.889372"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2362851"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2012329"},{"key":"ref12","first-page":"82","article-title":"A 600 MS\/s 30 mW 0.13 $\\mu $ m CMOS ADC array achieving over 60 dB SFDR with adaptive digital equalization","author":"liu","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref13","first-page":"86","article-title":"A 3.8 mW 8 b 1 GS\/s 2 b\/cycle interleaving SAR ADC with compact DAC structure","author":"chan","year":"2012","journal-title":"Proc Symp VLSI Circuits (VLSIC)"},{"key":"ref14","first-page":"470","article-title":"An 8.6 ENOB 900 MS\/s time-interleaved 2 b\/cycle SAR ADC with a 1 b\/cycle reconfiguration for resolution enhancement","author":"hong","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref15","first-page":"84","article-title":"A 10 b 500 MHz 55 mW CMOS ADC","author":"verma","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2300199"},{"key":"ref17","first-page":"188","article-title":"A 0.024 mm2 8 b 400 MS\/s SAR ADC with 2 b\/cycle and resistive DAC in 65 nm CMOS","author":"wei","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2357436"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2246592"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2008.4708780"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2214181"},{"key":"ref27","first-page":"26","article-title":"A 6 b 3 GS\/s 11 mW fully dynamic flash ADC in 40 nm CMOS with reduced number of comparators","author":"shu","year":"2012","journal-title":"Proc Symp VLSI Circuits (VLSIC)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2466475"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2361339"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"911","DOI":"10.1109\/TCSI.2009.2015207","article-title":"Analyses of static and dynamic random offset voltages in dynamic comparators","volume":"56","author":"he","year":"2009","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2464684"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2252518"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185192"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243803"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2364833"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2359913"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892169"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2258832"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1986.1052648"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.760369"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2107214"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052752"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164961"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8118264\/08036292.pdf?arnumber=8036292","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:25:29Z","timestamp":1642004729000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8036292\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":32,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2747132","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,12]]}}}