{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,17]],"date-time":"2026-04-17T17:32:42Z","timestamp":1776447162541,"version":"3.51.2"},"reference-count":6,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2017,12,1]],"date-time":"2017-12-01T00:00:00Z","timestamp":1512086400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61501103"],"award-info":[{"award-number":["61501103"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61472072"],"award-info":[{"award-number":["61472072"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/tvlsi.2017.2748603","type":"journal-article","created":{"date-parts":[[2017,9,14]],"date-time":"2017-09-14T18:13:11Z","timestamp":1505412791000},"page":"3548-3552","source":"Crossref","is-referenced-by-count":28,"title":["Design and FPGA Implementation of a Reconfigurable Digital Down Converter for Wideband Applications"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4178-8749","authenticated-orcid":false,"given":"Xue","family":"Liu","sequence":"first","affiliation":[]},{"given":"Xin-Xin","family":"Yan","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8550-9241","authenticated-orcid":false,"given":"Ze-Ke","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Qing-Xu","family":"Deng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/82.466647"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"577","DOI":"10.1109\/82.769806","article-title":"Signed power-of-two term allocation scheme for the design of digital filters","volume":"46","author":"lim","year":"1999","journal-title":"IEEE Trans Circuits Syst II Analog Digit Signal Process"},{"key":"ref6","year":"2005","journal-title":"DDS V5 0 Data Sheet"},{"key":"ref5","year":"2014","journal-title":"Wideband DDC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-013-0840-5"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1988.15483"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8118264\/08038064.pdf?arnumber=8038064","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:25:29Z","timestamp":1642004729000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8038064\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":6,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2748603","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,12]]}}}