{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,12]],"date-time":"2025-09-12T17:53:16Z","timestamp":1757699596054,"version":"3.37.3"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2017,12,1]],"date-time":"2017-12-01T00:00:00Z","timestamp":1512086400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,12,1]],"date-time":"2017-12-01T00:00:00Z","timestamp":1512086400000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,12,1]],"date-time":"2017-12-01T00:00:00Z","timestamp":1512086400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,12,1]],"date-time":"2017-12-01T00:00:00Z","timestamp":1512086400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"U.S. National Science Foundation","doi-asserted-by":"publisher","award":["CCF-0845504","CNS-1564014","CCF-1514269","CCF-1162202"],"award-info":[{"award-number":["CCF-0845504","CNS-1564014","CCF-1514269","CCF-1162202"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/tvlsi.2017.2748884","type":"journal-article","created":{"date-parts":[[2017,9,25]],"date-time":"2017-09-25T18:12:22Z","timestamp":1506363142000},"page":"3495-3508","source":"Crossref","is-referenced-by-count":12,"title":["Enabling High-Performance SMART NoC Architectures Using On-Chip Wireless Links"],"prefix":"10.1109","volume":"25","author":[{"given":"Karthi","family":"Duraisamy","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5930-8531","authenticated-orcid":false,"given":"Partha Pratim","family":"Pande","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1016\/S1383-7621(00)00007-2"},{"key":"ref38","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-03644-6_2"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.900236"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/CCGrid.2012.62"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2015.7085460"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1996092.1996095"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2015.03.003"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"article-title":"Benchmarking modern multiprocessors","year":"2011","author":"bienia","key":"ref34"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2014.7008755"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2538284"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2193835"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2351577"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2441721"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2015.2510199"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250679"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522344"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2193936"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878263"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2007.7482494"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744835"},{"key":"ref27","first-page":"63","article-title":"A 4.6 Tbits\/s 3.6 GHz single-cycle NoC router with a novel switch allocator in 65 nm CMOS","author":"kumary","year":"2007","journal-title":"Proc ICCD"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2961027"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155630"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2706278"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2612647"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522334"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.43"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2013.260"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.48"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2010691"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2016.2551043"},{"key":"ref22","first-page":"398","article-title":"Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45 nm SOI","author":"park","year":"2012","journal-title":"Proc DAC"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2537332"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2903010"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2519916"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893649"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2016.40"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/92\/8118264\/8049378-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8118264\/08049378.pdf?arnumber=8049378","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:48:33Z","timestamp":1649443713000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8049378\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":40,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2748884","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,12]]}}}