{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T21:44:33Z","timestamp":1762033473947,"version":"3.37.3"},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Agency for Science, Technology and Research, Singapore, through the Public Sector Research Funding","award":["SERC1321202098"],"award-info":[{"award-number":["SERC1321202098"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,1]]},"DOI":"10.1109\/tvlsi.2017.2750171","type":"journal-article","created":{"date-parts":[[2017,9,21]],"date-time":"2017-09-21T18:13:14Z","timestamp":1506017594000},"page":"196-200","source":"Crossref","is-referenced-by-count":17,"title":["Asynchronous-Logic QDI Quad-Rail Sense-Amplifier Half-Buffer Approach for NoC Router Design"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0589-3480","authenticated-orcid":false,"given":"Weng-Geng","family":"Ho","sequence":"first","affiliation":[]},{"given":"Kwen-Siong","family":"Chong","sequence":"additional","affiliation":[]},{"given":"Kyaw Zwa Lwin","family":"Ne","sequence":"additional","affiliation":[]},{"given":"Bah-Hwee","family":"Gwee","sequence":"additional","affiliation":[]},{"given":"Joseph S.","family":"Chang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2405614"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.875789"},{"key":"ref12","first-page":"402","article-title":"Sense amplifier half-buffer (SAHB): A low-power high-performance asynchronous logic QDI cell template","volume":"25","author":"chong","year":"2017","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169046"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.909339"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601950"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457239"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.167"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2114970"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICTEL.2010.5478830"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20050067"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.11"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.81"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8240812\/08048019.pdf?arnumber=8048019","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:24:42Z","timestamp":1642004682000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8048019\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,1]]},"references-count":13,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2750171","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2018,1]]}}}