{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T03:09:58Z","timestamp":1768014598238,"version":"3.49.0"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2017,12,1]],"date-time":"2017-12-01T00:00:00Z","timestamp":1512086400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/tvlsi.2017.2750207","type":"journal-article","created":{"date-parts":[[2017,9,21]],"date-time":"2017-09-21T18:13:14Z","timestamp":1506017594000},"page":"3509-3520","source":"Crossref","is-referenced-by-count":41,"title":["Design of Low-Voltage High-Speed CML D-Latches in Nanometer CMOS Technologies"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5650-8212","authenticated-orcid":false,"given":"Giuseppe","family":"Scotti","sequence":"first","affiliation":[]},{"given":"Davide","family":"Bellizia","sequence":"additional","affiliation":[]},{"given":"Alessandro","family":"Trifiletti","sequence":"additional","affiliation":[]},{"given":"Gaetano","family":"Palumbo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.822429"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.882350"},{"key":"ref11","first-page":"1","article-title":"A novel CML latch for ultra high speed applications","author":"zhang","year":"2014","journal-title":"IEEE Int Conf Electron Devices and Solid-State Circuits (EDSSC)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537547"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.880630"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2014.6951898"},{"key":"ref15","author":"alioto","year":"2015","journal-title":"Model and Design of Bipolar and MOS Current-Mode Logic CML ECL and SCL Digital Circuits"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2006.264841"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2244352"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISVDAT.2015.7208133"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2528481"},{"key":"ref28","author":"kuo","year":"1975","journal-title":"Automatic Control Systems"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2465843"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.08.016"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2253414"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.894794"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/4.173103"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"428","DOI":"10.1109\/JSSC.2015.2497963","article-title":"A 4-to-10.5 Gb\/s continuous-rate digital clock and data recovery with automatic frequency acquisition","volume":"51","author":"shu","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2012.6467883"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2258793"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2010.5667780"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2014.7021422"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2015.7401630"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511817281"},{"key":"ref22","first-page":"1","article-title":"High speed CML latch using active inductor in $0.18~\\mu $ m CMOS technology","author":"payandehnia","year":"2011","journal-title":"Proc IEEE Iranian Conf Elec Eng (ICEE)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2027507"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2003.09.001"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/4.278358"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1155\/2013\/217674"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2013.03.007"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8118264\/08048001.pdf?arnumber=8048001","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:25:29Z","timestamp":1642004729000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8048001\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":30,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2750207","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,12]]}}}