{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T19:29:33Z","timestamp":1773775773137,"version":"3.50.1"},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,1]]},"DOI":"10.1109\/tvlsi.2017.2752086","type":"journal-article","created":{"date-parts":[[2017,9,28]],"date-time":"2017-09-28T18:12:35Z","timestamp":1506622355000},"page":"182-195","source":"Crossref","is-referenced-by-count":35,"title":["A Reconfigurable LDPC Decoder Optimized for 802.11n\/ac Applications"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8297-7277","authenticated-orcid":false,"given":"Ioannis","family":"Tsatsaragkos","sequence":"first","affiliation":[]},{"given":"Vassilis","family":"Paliouras","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1049\/el:20071157"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/PIMRC.2006.254126"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1964.tb04103.x"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1117\/12.452034"},{"key":"ref31","first-page":"1990","article-title":"A class of good quasi-cyclic low-density parity check codes based on progressive edge growth graph","volume":"2","author":"li","year":"2004","journal-title":"Proc Conf Rec 38th Asilomar Conf Signals Syst Comput"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2003.1204466"},{"key":"ref37","doi-asserted-by":"crossref","first-page":"734","DOI":"10.1109\/TCSII.2009.2027967","article-title":"Design of a multimode QC-LDPC decoder based on shift-routing network","volume":"56","author":"liu","year":"2009","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2067811"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2007736"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2010.5540964"},{"key":"ref10","article-title":"Reconfigurable barrel shifter and rotator","author":"tsatsaragkos","year":"2014"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2403032"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817545"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2004.1363033"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2004.831841"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2433451"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICOSP.2008.4697491"},{"key":"ref16","first-page":"1036","article-title":"Efficient implementations of the sum-product algorithm for decoding LDPC codes","volume":"2","author":"hu","year":"2001","journal-title":"Proc IEEE Global Telecommun Conf"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.862074"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TST.2013.6449408"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2006.1638623"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2012.6404188"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/18.748992"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2004.836563"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1981.1056404"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/26.768759"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2362663"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2000.853686"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4234.1001666"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/26.990903"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1049\/el:19970362"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2001.965572"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1962.1057683"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE.2014.6776079"},{"key":"ref20","first-page":"19","article-title":"A modified offset min-sum decoding algorithm for LDPC codes","volume":"3","author":"xu","year":"2010","journal-title":"Proc IEEE Int Conf Comput Sci Inf Technol"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215746"},{"key":"ref48","doi-asserted-by":"crossref","first-page":"3697","DOI":"10.1109\/TCSI.2008.926995","article-title":"Sliced message passing: High throughput overlapped decoding of high-rate low-density parity-check codes","volume":"55","author":"liu","year":"2008","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2010.07.100508"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378835"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICICS.2009.5397609"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISWCS.2011.6125305"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.882204"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2221216"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2006.1603377"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2158712"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1049\/ip-com:20050205"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7427981"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/CHINACOM.2008.4685176"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8240812\/08052499.pdf?arnumber=8052499","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:24:43Z","timestamp":1642004683000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8052499\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,1]]},"references-count":48,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2752086","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,1]]}}}