{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T13:49:13Z","timestamp":1762004953202,"version":"3.37.3"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2017,12,1]],"date-time":"2017-12-01T00:00:00Z","timestamp":1512086400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"National Science and Technology Major Project of China","award":["2017ZX01030301"],"award-info":[{"award-number":["2017ZX01030301"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/tvlsi.2017.2752212","type":"journal-article","created":{"date-parts":[[2017,9,25]],"date-time":"2017-09-25T18:12:22Z","timestamp":1506363142000},"page":"3355-3368","source":"Crossref","is-referenced-by-count":14,"title":["Energy-Efficient Side-Channel Attack Countermeasure With Awareness and Hybrid Configuration Based on It"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0094-8865","authenticated-orcid":false,"given":"Xiangyu","family":"Li","sequence":"first","affiliation":[]},{"given":"Chaoqun","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Jiangsha","family":"Ma","sequence":"additional","affiliation":[]},{"given":"Yongchang","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Shujuan","family":"Yin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"403","article-title":"A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards","author":"tiri","year":"2002","journal-title":"Proc ESSCIRC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2064793"},{"key":"ref12","first-page":"246c","article-title":"1.32 GHz high-throughput charge-recovery AES core with resistance to DPA attacks","author":"lu","year":"2015","journal-title":"Proc IEEE VLSI Circuits"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977309"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2320154"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2014.2383359"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1049\/el.2014.1559"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.44"},{"key":"ref18","first-page":"441","article-title":"A very compact S-box for AES","volume":"3659","author":"canright","year":"2005","journal-title":"Proc CHES"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-68914-0_27"},{"key":"ref4","first-page":"69","article-title":"Pushing the limits: A very compact and a threshold implementation of AES","volume":"6632","author":"moradi","year":"2011","journal-title":"Proc EUROCRYPT"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-16644-0_21"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"546","DOI":"10.1109\/TCSII.2010.2048400","article-title":"A low overhead DPA countermeasure circuit based on ring oscillators","volume":"57","author":"liu","year":"2010","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref5","first-page":"150","article-title":"Securing the AES finalists against power analysis attacks","author":"messerges","year":"2000","journal-title":"Proc FSE"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870913"},{"key":"ref7","first-page":"101","article-title":"An AES chip with DPA resistance using hardware-based random order execution","volume":"33","author":"bo","year":"2012","journal-title":"J Semicond"},{"key":"ref2","first-page":"388","article-title":"Differential power analysis","volume":"1666","author":"kocher","year":"1999","journal-title":"Proc Crypto"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-35416-8_6"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44499-8_20"},{"journal-title":"Block Ciphers","year":"2012","key":"ref20"},{"journal-title":"Advanced Encryption Standard (AES)","year":"2001","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-8333-4_11"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-48324-4_25"},{"key":"ref23","first-page":"228","article-title":"Architecture Level","author":"mangard","year":"2007","journal-title":"Power Analysis Attacks Revealing the Secrets of Smart Cards"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2996366.2996369"},{"key":"ref25","first-page":"153","article-title":"Alternatives to the correlation coefficient","author":"mangard","year":"2007","journal-title":"Power Analysis Attacks Revealing the Secrets of Smart Cards"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8118264\/08049351.pdf?arnumber=8049351","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:25:29Z","timestamp":1642004729000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8049351\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":26,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2752212","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,12]]}}}