{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,4]],"date-time":"2026-07-04T11:24:49Z","timestamp":1783164289767,"version":"3.54.6"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Science Foundation","award":["CCF-1644368"],"award-info":[{"award-number":["CCF-1644368"]}]},{"name":"National Science Foundation","award":["1640081"],"award-info":[{"award-number":["1640081"]}]},{"name":"Nanoelectronics Research Corporation","award":["ID 2698.004"],"award-info":[{"award-number":["ID 2698.004"]}]},{"name":"European Commission Horizon 2020 Program","award":["668863-SyBil-AA"],"award-info":[{"award-number":["668863-SyBil-AA"]}]},{"name":"Romanian CNCS-UEFISCDI","award":["PN-III-P2-2.1-BG-2016-0252"],"award-info":[{"award-number":["PN-III-P2-2.1-BG-2016-0252"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,1]]},"DOI":"10.1109\/tvlsi.2017.2754192","type":"journal-article","created":{"date-parts":[[2017,10,6]],"date-time":"2017-10-06T18:34:29Z","timestamp":1507314869000},"page":"155-167","source":"Crossref","is-referenced-by-count":30,"title":["Efficient Analog Circuits for Boolean Satisfiability"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4656-9545","authenticated-orcid":false,"given":"Xunzhao","family":"Yin","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Behnam","family":"Sedighi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Melinda","family":"Varga","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Maria","family":"Ercsey-Ravasz","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zoltan","family":"Toroczkai","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiaobo Sharon","family":"Hu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1371\/journal.pone.0073400"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7539101"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt:20060221"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0944-2_4"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378731"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1209\/0295-5075\/106\/40002"},{"key":"ref35","year":"2011","journal-title":"Predictive Technology Model (PTM)"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1038\/srep00725"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665746"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1038\/ncomms9941"},{"key":"ref12","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/1250.001.0001","author":"liu","year":"2002","journal-title":"Analog VLSI—Circuits and Principles"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1006\/jcom.2001.0581"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/PHYCMP.1994.363672"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1126\/science.268.5210.545"},{"key":"ref16","author":"garey","year":"1979","journal-title":"Computers and Intractability A Guide to the Theory of NP-Completeness (Series of Books in the Mathematical Sciences)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.tcs.2004.08.002"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379017"},{"key":"ref19","first-page":"502","article-title":"An extensible sat-solver","author":"e\u00e9n","year":"2003","journal-title":"Theory and Applications of Satisfiability Testing"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391669"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/31.7600"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-79719-7_6"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/81.224308"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"668","DOI":"10.1126\/science.1254642","article-title":"A million spiking-neuron integrated circuit with a scalable communication network and interface","volume":"345","author":"merolla","year":"2014","journal-title":"Science"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691124"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2742089"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1038\/nature12148"},{"key":"ref7","author":"siegelmann","year":"2012","journal-title":"Neural Networks and Analog Computation Beyond the Turing Limit"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/530144a"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2356197"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/nphys2105"},{"key":"ref20","article-title":"Rsat 2.0: Sat solver description","author":"knot","year":"2007"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1006\/jcph.1993.1010"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1090\/dimacs\/026\/25"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/368273.368557"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1088\/1742-5468\/2005\/06\/P06006"},{"key":"ref26","first-page":"279","article-title":"Efficient conflict driven learning in a Boolean satisfiability solver","author":"zhang","year":"2001","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569607"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/92\/8240812\/8060603-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8240812\/08060603.pdf?arnumber=8060603","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:48:30Z","timestamp":1649443710000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8060603\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,1]]},"references-count":38,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2754192","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,1]]}}}