{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,28]],"date-time":"2026-07-28T14:42:42Z","timestamp":1785249762283,"version":"3.55.0"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61604067"],"award-info":[{"award-number":["61604067"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100010877","name":"Shenzhen Science and Technology Innovation Committee","doi-asserted-by":"crossref","award":["JCYJ20160429191518358"],"award-info":[{"award-number":["JCYJ20160429191518358"]}],"id":[{"id":"10.13039\/501100010877","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100010877","name":"Shenzhen Science and Technology Innovation Committee","doi-asserted-by":"crossref","award":["JCYJ20160530191008447"],"award-info":[{"award-number":["JCYJ20160530191008447"]}],"id":[{"id":"10.13039\/501100010877","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,1]]},"DOI":"10.1109\/tvlsi.2017.2754442","type":"journal-article","created":{"date-parts":[[2017,10,2]],"date-time":"2017-10-02T14:45:22Z","timestamp":1506955522000},"page":"201-205","source":"Crossref","is-referenced-by-count":55,"title":["An Ultralow Power Subthreshold CMOS Voltage Reference Without Requiring Resistors or BJTs"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2252-3665","authenticated-orcid":false,"given":"Yang","family":"Liu","sequence":"first","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Southern University of Science and Technology, Shenzhen, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chenchang","family":"Zhan","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Southern University of Science and Technology, Shenzhen, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3660-1524","authenticated-orcid":false,"given":"Lidan","family":"Wang","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, SUSTech, Shenzhen, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2415292"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2602875"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2252523"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2627544"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2465841"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2016.7804066"},{"key":"ref16","author":"razavi","year":"2001","journal-title":"Design of Analog CMOS Integrated Circuits"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573494"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062945"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2191192"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2654326"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2614438"},{"key":"ref7","first-page":"278","article-title":"A 210 nW 29.3 ppm\/ °C 0.7 V voltage reference with a temperature range of ?50 to 130 °C in \n$0.13~\\mu $\nm CMOS","author":"lee","year":"2011","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2092997"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2195065"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2576643"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8240812\/08054706.pdf?arnumber=8054706","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,13]],"date-time":"2026-07-13T20:08:29Z","timestamp":1783973309000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8054706\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,1]]},"references-count":16,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2754442","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,1]]}}}