{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:51Z","timestamp":1740133311482,"version":"3.37.3"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61501321"],"award-info":[{"award-number":["61501321"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003329","name":"Spanish Ministry of Economy and Competitiveness","doi-asserted-by":"publisher","award":["ESP2014-54505-C2-1-R"],"award-info":[{"award-number":["ESP2014-54505-C2-1-R"]}],"id":[{"id":"10.13039\/501100003329","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,1]]},"DOI":"10.1109\/tvlsi.2017.2755765","type":"journal-article","created":{"date-parts":[[2017,10,4]],"date-time":"2017-10-04T18:16:04Z","timestamp":1507140964000},"page":"211-215","source":"Crossref","is-referenced-by-count":6,"title":["An Efficient Fault-Tolerance Design for Integer Parallel Matrix\u2013Vector Multiplications"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9887-1418","authenticated-orcid":false,"given":"Zhen","family":"Gao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qingqing","family":"Jing","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yumeng","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2540-5234","authenticated-orcid":false,"given":"Pedro","family":"Reviriego","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juan Antonio","family":"Maestro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/CCGRID.2010.84"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/TNS.2013.2252625"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/TC.1984.1676475"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/ISPA.2011.50"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1016\/j.jocs.2013.05.002"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/12.9736"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/DSN.2013.6575309"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/DSN.2016.31"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/12.237720"},{"year":"1999","author":"hadjicostis","article-title":"Coding approaches to fault tolerance in dynamic systems","key":"ref19"},{"year":"1999","author":"parhi","journal-title":"VLSI Digital Signal Processing Systems Design and Implementation","key":"ref4"},{"year":"2003","author":"grama","journal-title":"Introduction to Parallel Computing","key":"ref3"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/SIPS.2010.5624783"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/TVT.2012.2210576"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/SASP.2011.5941084"},{"key":"ref7","first-page":"280","article-title":"Improving MIMO sphere detection through antenna detection order scheduling","author":"wu","year":"2011","journal-title":"Proc SDR Forum"},{"year":"1989","author":"lim","journal-title":"Two-Dimensional Digital Signal Processing","key":"ref2"},{"year":"1989","author":"oppenheim","journal-title":"Discrete-Time Signal Processing","key":"ref1"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/ACSSC.2012.6489229"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/TVLSI.2014.2308322"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/IOLTS.2016.7604665"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/TVLSI.2015.2408621"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1017\/CBO9780511841224"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8240812\/08057794.pdf?arnumber=8057794","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:24:43Z","timestamp":1642004683000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8057794\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,1]]},"references-count":23,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2755765","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2018,1]]}}}