{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:02:28Z","timestamp":1759147348086,"version":"3.37.3"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003977","name":"Israel Science Foundation","doi-asserted-by":"publisher","award":["1868\/16"],"award-info":[{"award-number":["1868\/16"]}],"id":[{"id":"10.13039\/501100003977","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,1]]},"DOI":"10.1109\/tvlsi.2017.2757064","type":"journal-article","created":{"date-parts":[[2017,10,17]],"date-time":"2017-10-17T19:35:22Z","timestamp":1508268922000},"page":"82-95","source":"Crossref","is-referenced-by-count":14,"title":["Low-Cost Pseudoasynchronous Circuit Design Style With Reduced Exploitable Side Information"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5591-5799","authenticated-orcid":false,"given":"Itamar","family":"Levi","sequence":"first","affiliation":[]},{"given":"Alexander","family":"Fish","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3101-9551","authenticated-orcid":false,"given":"Osnat","family":"Keren","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-44709-3_32"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465395"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-45608-8_18"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-06734-6_17"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-20465-4_6"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-01001-9_26"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-008-9017-z"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1693234"},{"key":"ref35","first-page":"172","article-title":"Masked dual-rail pre-charge logic: DPA-resistance without routing constraints","author":"popp","year":"2005","journal-title":"Proc Workshop Cryptograph Hardw Embed Syst (CHES)"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268856"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0712"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1049\/el:20040385"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2015327"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/S0141-9331(03)00092-9"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2012.2200399"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.18"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45238-6_12"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IMTC.2011.5944288"},{"article-title":"A balanced-power domino-style standard cell library for fine-grain asynchronous pipelined design to resist differential power analysis attacks","year":"2005","author":"macdonald","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20050088"},{"journal-title":"Asynchronous Digital Circuit Design","year":"2013","author":"birtwistle","key":"ref19"},{"key":"ref28","first-page":"1","article-title":"A testing methodology for side-channel resistance validation","author":"goodwill","year":"2011","journal-title":"NIST Non-invasive Attack Testing Workshop"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2660540.2661001"},{"key":"ref27","first-page":"1","article-title":"Test vector leakage assessment (TVLA) methodology in practice","author":"becker","year":"2013","journal-title":"Proc Int Cryptographic Module Conf"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/11894063_2"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2452371"},{"journal-title":"Elements of Information Theory","year":"2012","author":"cover","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.241"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2019411"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2592967"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44499-8_19"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MIXDES.2014.6872193"},{"journal-title":"Power Analysis Attacks Revealing the Secrets of Smart Cards","year":"2008","author":"mangard","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3385-3"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-66278-7_9"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2000.836791"},{"article-title":"Globally-asynchronous locally-synchronous systems","year":"1984","author":"chapiro","key":"ref21"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/4.753687"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/j.entcs.2005.05.039"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1007\/11545262_14"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20050210"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2016.2636216"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.2307\/2332510"},{"key":"ref43","volume":"336","author":"rabaey","year":"2012","journal-title":"Low Power Design Methodologies"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2008.06.014"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8240812\/08070392.pdf?arnumber=8070392","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:24:43Z","timestamp":1642004683000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8070392\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,1]]},"references-count":45,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2757064","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2018,1]]}}}