{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T04:12:49Z","timestamp":1774584769301,"version":"3.50.1"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/3.0\/legalcode"}],"funder":[{"DOI":"10.13039\/100012470","name":"CERN","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100012470","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,1]]},"DOI":"10.1109\/tvlsi.2017.2758807","type":"journal-article","created":{"date-parts":[[2017,10,25]],"date-time":"2017-10-25T19:38:06Z","timestamp":1508960286000},"page":"133-142","source":"Crossref","is-referenced-by-count":29,"title":["An FPGA-Based Phase Measurement System"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9645-8398","authenticated-orcid":false,"given":"Jubin","family":"Mitra","sequence":"first","affiliation":[{"name":"Variable Energy Cyclotron Centre, Homi Bhabha National Institute, Kolkata, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8941-8961","authenticated-orcid":false,"given":"Tapan K.","family":"Nayak","sequence":"additional","affiliation":[{"name":"Variable Energy Cyclotron Centre, Homi Bhabha National Institute, Kolkata, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","author":"oppenheim","year":"1999","journal-title":"Discrete-Time Signal Processing"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1002\/9781118162934"},{"key":"ref12","article-title":"Understanding metastability in FPGAs","author":"stephenson","year":"2009","journal-title":"Altera Corp"},{"key":"ref13","article-title":"Jitter estimation in phase-locked loops","author":"chow","year":"2012"},{"key":"ref14","year":"2015","journal-title":"Altera Phase-Locked Loop (Altera PLL) IP Core User Guide"},{"key":"ref15","author":"barrett","year":"1999","journal-title":"Fractional\/Integer-N PLL Basics"},{"key":"ref16","year":"2015","journal-title":"Clock division with jitter and phase noise measurements"},{"key":"ref17","year":"2009","journal-title":"Fundamentals of Phase Locked Loops (PLLs) MT-086 Tutorial"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032723"},{"key":"ref19","author":"wadleigh","year":"2000","journal-title":"Software Optimization for High Performance Computing Creating Faster Applications"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TAES.2013.6494407"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2296301"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1088\/1674-1137\/33\/7\/017"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1088\/1742-6596\/224\/1\/012159"},{"key":"ref8","article-title":"Method and system for aligning the phase of high speed clocks in telecommunications systems","author":"kuddes","year":"1997"},{"key":"ref7","first-page":"1","article-title":"FPGA based phase detector for high-speed clocks with pico-seconds resolution","author":"hidv\u00e9gi","year":"2013","journal-title":"Proc IEEE Nucl Sci Symp Med Imag Conf (NSS\/MIC)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1088\/1748-0221\/11\/03\/C03039"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2048135"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1088\/1748-0221\/11\/03\/C03021"},{"key":"ref20","year":"2003","journal-title":"Definition of Skew Specifications for Standard Logic Devices"},{"key":"ref22","year":"2004","journal-title":"The need for dynamic phase alignment in high-speed FPGAs"},{"key":"ref21","year":"2001","journal-title":"Using timing analysis in the Quartus II software"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.1987.6312582"},{"key":"ref23","author":"taylor","year":"1997","journal-title":"Introduction to error analysis the study of uncertainties in physical measurements"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/11802839_1"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1002\/9781118799635"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8240812\/08082787.pdf?arnumber=8082787","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T21:45:19Z","timestamp":1705355119000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8082787\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,1]]},"references-count":26,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2758807","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,1]]}}}