{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,6]],"date-time":"2025-11-06T12:16:52Z","timestamp":1762431412795,"version":"3.37.3"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2018,2,1]],"date-time":"2018-02-01T00:00:00Z","timestamp":1517443200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001588","name":"Enterprise Ireland, Innovation Partnership Project","doi-asserted-by":"publisher","award":["IP-2014-0293"],"award-info":[{"award-number":["IP-2014-0293"]}],"id":[{"id":"10.13039\/501100001588","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100008530","name":"Irish Government and the EU European Regional Development Fund","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100008530","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,2]]},"DOI":"10.1109\/tvlsi.2017.2763129","type":"journal-article","created":{"date-parts":[[2017,11,1]],"date-time":"2017-11-01T21:20:11Z","timestamp":1509571211000},"page":"404-415","source":"Crossref","is-referenced-by-count":6,"title":["Bandwidth Enhancement to Continuous-Time Input Pipeline ADCs"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2919-1301","authenticated-orcid":false,"given":"Daniel","family":"O'Hare","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0601-7749","authenticated-orcid":false,"given":"Anthony G.","family":"Scanlan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eric","family":"Thompson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3764-3555","authenticated-orcid":false,"given":"Brendan","family":"Mullane","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/JSSC.2011.2108133"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/TCSII.2003.811435"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/JSSC.2006.884332"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/JSSC.2014.2364829"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/JSSC.2012.2217860"},{"key":"ref15","first-page":"278","article-title":"A 9 GS\/s 1 GHz-BW oversampled continuous-time pipeline ADC achieving ?161 dBFS\/Hz NSD","author":"shibata","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/JSSC.2012.2217871"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/JSSC.2015.2466459"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/JSSC.2009.2014702"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/JSSC.2009.2032637"},{"year":"1993","author":"stone","article-title":"Feed forward predictive analog-to-digital converter","key":"ref4"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/JSSC.2010.2048137"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/TCSI.2008.924127"},{"key":"ref5","first-page":"278","article-title":"A 930 mW 69dB-DR 465MHz-BW CT 1-2 MASH ADC in 28 nm CMOS","author":"dong","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/TCSII.2011.2158273"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/JSSC.2014.2361774"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/TCSI.2007.905648"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/CICC.2014.6945987"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1049\/el.2012.1142"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/JSSC.2014.2361339"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8263418\/08091299.pdf?arnumber=8091299","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:27:23Z","timestamp":1642004843000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8091299\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2]]},"references-count":20,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2763129","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2018,2]]}}}