{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,16]],"date-time":"2026-06-16T15:11:24Z","timestamp":1781622684178,"version":"3.54.5"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2018,2,1]],"date-time":"2018-02-01T00:00:00Z","timestamp":1517443200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"National Institute of Technology Meghalaya"},{"name":"Visvesvaraya Doctoral Scheme, Government of India"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,2]]},"DOI":"10.1109\/tvlsi.2017.2763171","type":"journal-article","created":{"date-parts":[[2017,10,31]],"date-time":"2017-10-31T18:39:13Z","timestamp":1509475153000},"page":"355-366","source":"Crossref","is-referenced-by-count":79,"title":["A Scalable In-Memory Logic Synthesis Approach Using Memristor Crossbar"],"prefix":"10.1109","volume":"26","author":[{"given":"Rahul","family":"Gharpinde","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Phrangboklang Lynton","family":"Thangkhiew","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2746-1125","authenticated-orcid":false,"given":"Kamalika","family":"Datta","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5438-6653","authenticated-orcid":false,"given":"Indranil","family":"Sengupta","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"MRL—Memristor ratioed logic","author":"kvatinsky","year":"2012","journal-title":"Proc Int Workshop Cellular Nanoscale Netw Appl"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.26"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2371857"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2227519"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2016.2570248"},{"key":"ref15","year":"2005","journal-title":"ABC—A System for Sequential Synthesis and Verification"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2078710"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2016.2594798"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2273837"},{"key":"ref19","first-page":"171","article-title":"Memory processing unit for in-memory processing","author":"ben hur","year":"2016","journal-title":"Prof IEEE Int Symp Nanoscale Archit (NANOARCH)"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2012.240"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2435018"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2433536"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/nature08940"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2014.7038601"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/0038-1101(68)90092-0"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2016.7843030"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2017.2697910"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2017.2670642"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2681458"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2700788"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2724024"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2402217"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2015.2398217"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8263418\/08091016.pdf?arnumber=8091016","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:27:25Z","timestamp":1642004845000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8091016\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2]]},"references-count":28,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2763171","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,2]]}}}