{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,6]],"date-time":"2025-10-06T18:13:08Z","timestamp":1759774388893,"version":"3.37.3"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2018,2,1]],"date-time":"2018-02-01T00:00:00Z","timestamp":1517443200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,2,1]],"date-time":"2018-02-01T00:00:00Z","timestamp":1517443200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,2,1]],"date-time":"2018-02-01T00:00:00Z","timestamp":1517443200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,2,1]],"date-time":"2018-02-01T00:00:00Z","timestamp":1517443200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CCF-1527324"],"award-info":[{"award-number":["CCF-1527324"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100005909","name":"UC-Mexus","doi-asserted-by":"crossref","award":["CN 16\u2013161"],"award-info":[{"award-number":["CN 16\u2013161"]}],"id":[{"id":"10.13039\/100005909","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Nature Science Foundation of China","award":["61604095"],"award-info":[{"award-number":["61604095"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,2]]},"DOI":"10.1109\/tvlsi.2017.2764880","type":"journal-article","created":{"date-parts":[[2017,11,14]],"date-time":"2017-11-14T19:09:35Z","timestamp":1510686575000},"page":"239-248","source":"Crossref","is-referenced-by-count":8,"title":["Physics-Based Compact TDDB Models for Low- $k$ BEOL Copper Interconnects With Time-Varying Voltage Stressing"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9963-1504","authenticated-orcid":false,"given":"Shaoyi","family":"Peng","sequence":"first","affiliation":[]},{"given":"Han","family":"Zhou","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8353-1776","authenticated-orcid":false,"given":"Taeyoung","family":"Kim","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7046-3455","authenticated-orcid":false,"given":"Hai-Bao","family":"Chen","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2119-6869","authenticated-orcid":false,"given":"Sheldon X.-D.","family":"Tan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2012.06.007"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898062"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784454"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1063\/1.4869403"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1063\/1.4881342"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-02403-4"},{"journal-title":"Physics and Technology of Semiconductor Devices","year":"1967","author":"grove","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1063\/1.3202387"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2021725"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2013.6531969"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1149\/2.0101501jss"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2006.251266"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.1985.362070"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1063\/1.368217"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2006.251190"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2003.12.007"},{"journal-title":"Interlayer Dielectrics for Semiconductor Technologies","year":"2003","author":"murarka","key":"ref2"},{"journal-title":"International Technology Roadmap for Semiconductors (ITRS) Interconnect 2015 Edition","year":"0","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1063\/1.4776735"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2017.7936361"},{"journal-title":"Response Surface Methodology Process and Product Optimization Using Designed Experiments","year":"2002","author":"myers","key":"ref21"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/92\/8263418\/8107501-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8263418\/08107501.pdf?arnumber=8107501","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:48:35Z","timestamp":1649443715000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8107501\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2]]},"references-count":21,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2764880","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2018,2]]}}}