{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,4]],"date-time":"2025-12-04T09:40:02Z","timestamp":1764841202166,"version":"3.37.3"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2018,2,1]],"date-time":"2018-02-01T00:00:00Z","timestamp":1517443200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Inston Inc."},{"name":"CEGN"},{"DOI":"10.13039\/100000185","name":"DARPA","doi-asserted-by":"publisher","award":["FA8650-16-7655"],"award-info":[{"award-number":["FA8650-16-7655"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,2]]},"DOI":"10.1109\/tvlsi.2017.2766150","type":"journal-article","created":{"date-parts":[[2017,11,14]],"date-time":"2017-11-14T19:09:35Z","timestamp":1510686575000},"page":"272-279","source":"Crossref","is-referenced-by-count":6,"title":["A Dual-Data Line Read Scheme for High-Speed Low-Energy Resistive Nonvolatile Memories"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0258-181X","authenticated-orcid":false,"given":"Albert","family":"Lee","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7740-9424","authenticated-orcid":false,"given":"Hochul","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Farbod","family":"Ebrahimi","sequence":"additional","affiliation":[]},{"given":"Bonnie","family":"Lam","sequence":"additional","affiliation":[]},{"given":"Wei-Hao","family":"Chen","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6905-6350","authenticated-orcid":false,"given":"Meng-Fan","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Pedram Khalili","family":"Amiri","sequence":"additional","affiliation":[]},{"given":"Kang-L.","family":"Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417944"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT.2015.7114532"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1021\/nl401283q"},{"key":"ref32","first-page":"14t","article-title":"Highly reliable TaOx ReRAM with centralized filament for 28-nm embedded application","author":"hayakawa","year":"2015","journal-title":"Proc Int Symp VLSI Technol"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2014.14.1.048"},{"key":"ref30","first-page":"31.1.1","article-title":"A thermally robust phase change memory by engineering the Ge\/N concentration in (Ge, N)xSbyTez phase change material","author":"cheng","year":"2012","journal-title":"IEDM Tech Dig"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/LMAG.2016.2539256"},{"key":"ref36","first-page":"1","article-title":"Utilizing sub-5 nm sidewall electrode technology for atomic-scale resistive memory fabrication","author":"li","year":"2014","journal-title":"Proc Int Symp VLSI Technol"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047082"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838342"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1038\/nmat3279"},{"key":"ref40","first-page":"270c","article-title":"A reconfigurable sense amplifier with 3X offset reduction in 28 nm FDSOI CMOS","author":"khayatzadeh","year":"2015","journal-title":"Proc Int Symp VLSI Circuits"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/46\/7\/074003"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479130"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1038\/nmat3171"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1038\/nmat3172"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1063\/1.4753816"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2278332"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838344"},{"key":"ref18","first-page":"4.5.1","article-title":"Understanding RRAM endurance, retention and window margin trade-off using experimental results and simulations","author":"nail","year":"2017","journal-title":"IEDM Tech Dig"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757457"},{"key":"ref28","first-page":"202","article-title":"A 512 Mb phase-change memory (PCM) in 90 nm CMOS achieving 2b\/cell","author":"close","year":"2011","journal-title":"Proc Int Symp VLSI Circuits"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2412960"},{"key":"ref27","first-page":"3.4.1","article-title":"A high performance phase change memory with fast switching speed and high temperature retention by engineering the GexSbyTez phase change material","author":"cheng","year":"2011","journal-title":"IEDM Tech Dig"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2014.2374291"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2804"},{"key":"ref29","first-page":"46","article-title":"A 20 nm 1.8 V 8 Gb PRAM with 40 MB\/s program bandwidth","volume":"55","author":"choi","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838490"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1038\/nature10309"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1063\/1.1707228"},{"key":"ref2","first-page":"27.4.1","article-title":"Systematic validation of 2x nm diameter perpendicular MTJ arrays and MgO barrier for sub-10 nm embedded STT-MRAM with practically unlimited endurance","author":"kan","year":"2017","journal-title":"IEDM Tech Dig"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"555","DOI":"10.1126\/science.1218197","article-title":"Spin-torque switching with the giant spin Hall effect of tantalum","volume":"336","author":"liu","year":"2012","journal-title":"Science"},{"key":"ref1","first-page":"26.1.1","article-title":"Fully functional perpendicular STT-MRAM macro embedded in 40 nm logic for energy-efficient IOT applications","author":"lu","year":"2016","journal-title":"IEDM Tech Dig"},{"key":"ref20","first-page":"2","article-title":"Process integration of a 27 nm, 16 Gb Cu ReRAM","author":"zahurak","year":"2014","journal-title":"IEDM Tech Dig"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757460"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2215121"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838343"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2280296"},{"key":"ref26","first-page":"3.5.1","article-title":"Novel fast-switching and high-data retention phase-change memory based on new Ga-Sb-Ge material","author":"cheng","year":"2016","journal-title":"IEDM Tech Dig"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838463"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8263418\/08107724.pdf?arnumber=8107724","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:27:24Z","timestamp":1642004844000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8107724\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2]]},"references-count":40,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2766150","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2018,2]]}}}