{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,11]],"date-time":"2025-11-11T22:17:54Z","timestamp":1762899474612,"version":"3.37.3"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2018,2,1]],"date-time":"2018-02-01T00:00:00Z","timestamp":1517443200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100012226","name":"Fundamental Research Funds for the Central Universities","doi-asserted-by":"crossref","award":["HIT.KISTP.201404"],"award-info":[{"award-number":["HIT.KISTP.201404"]}],"id":[{"id":"10.13039\/501100012226","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Harbin Science and Innovation Research Special Fund","award":["2015RAXXJ003"],"award-info":[{"award-number":["2015RAXXJ003"]}]},{"name":"Special Found for Development of Shenzhen Strategic Emerging Industries","award":["JCYJ20150625142543456"],"award-info":[{"award-number":["JCYJ20150625142543456"]}]},{"name":"Spanish Ministry of Economy and Competitiveness","award":["ESP2014-54505-C2-1-R"],"award-info":[{"award-number":["ESP2014-54505-C2-1-R"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,2]]},"DOI":"10.1109\/tvlsi.2017.2766361","type":"journal-article","created":{"date-parts":[[2017,11,7]],"date-time":"2017-11-07T19:10:45Z","timestamp":1510081845000},"page":"221-229","source":"Crossref","is-referenced-by-count":42,"title":["Extending 3-bit Burst Error-Correction Codes With Quadruple Adjacent Error Correction"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5163-1484","authenticated-orcid":false,"given":"Jiaqiang","family":"Li","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2540-5234","authenticated-orcid":false,"given":"Pedro","family":"Reviriego","sequence":"additional","affiliation":[]},{"given":"Liyi","family":"Xiao","sequence":"additional","affiliation":[]},{"given":"Costas","family":"Argyrides","sequence":"additional","affiliation":[]},{"given":"Jie","family":"Li","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2014.2366913"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.5772\/50111"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2014.2313742"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699220"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1147\/rd.144.0395"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2260357"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2006.884788"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2008.2007231"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2006.884789"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2014.6908500"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2009.2033796"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2004.1315341"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2011.2168238"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.40"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/55.843160"},{"journal-title":"International Technology Roadmap for Semiconductors (ITRS) Report Semiconductor Industry Association","year":"2009","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1147\/rd.144.0390"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-TSA.2014.6839696"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2047907"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/RADECS.2015.7365638"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TAES.2012.6129661"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2008.2007646"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2015.2432271"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/iNIS.2015.58"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.69"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1142\/STES"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2012.2232671"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2319291"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"254","DOI":"10.1109\/VLSISoC.2011.6081647","article-title":"New SEC-DED-DAEC codes for multiple bit upsets mitigation in memory","author":"ming","year":"2011","journal-title":"Proc IEEE\/IFIP 20th Int Conf VLSI Syst -Chip"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2015.7085473"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2357476"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2007.892119"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2008.4681832"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8263418\/08100640.pdf?arnumber=8100640","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:27:24Z","timestamp":1642004844000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8100640\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2]]},"references-count":33,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2766361","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2018,2]]}}}