{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,18]],"date-time":"2026-08-18T00:38:11Z","timestamp":1787013491078,"version":"build-2736575974"},"reference-count":64,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2018,2,1]],"date-time":"2018-02-01T00:00:00Z","timestamp":1517443200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,2,1]],"date-time":"2018-02-01T00:00:00Z","timestamp":1517443200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,2,1]],"date-time":"2018-02-01T00:00:00Z","timestamp":1517443200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,2,1]],"date-time":"2018-02-01T00:00:00Z","timestamp":1517443200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2016-SD-2723"],"award-info":[{"award-number":["2016-SD-2723"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Center for Spintronic Materials, Interfaces, and Novel Architectures (C-SPIN), a MARCO and DARPA sponsored StarNet Center, the Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000005","name":"DoD Vannevar Bush Fellowship","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000005","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,2]]},"DOI":"10.1109\/tvlsi.2017.2767033","type":"journal-article","created":{"date-parts":[[2017,11,30]],"date-time":"2017-11-30T14:39:08Z","timestamp":1512052748000},"page":"294-307","source":"Crossref","is-referenced-by-count":28,"title":["Designing Energy-Efficient Intermittently Powered Systems Using Spin-Hall-Effect-Based Nonvolatile SRAM"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8848-1069","authenticated-orcid":false,"given":"Arnab","family":"Raha","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9911-2624","authenticated-orcid":false,"given":"Akhilesh","family":"Jaiswal","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0086-1076","authenticated-orcid":false,"given":"Syed Shakib","family":"Sarwar","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hrishikesh","family":"Jayakumar","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4713-5386","authenticated-orcid":false,"given":"Vijay","family":"Raghunathan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kaushik","family":"Roy","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2014.2371494"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1961295.1950386"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2016.2640338"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742851"},{"key":"ref31","first-page":"33","article-title":"Spin-transfer torque MRAM (STT-MRAM): Challenges and prospects","volume":"18","author":"huai","year":"2008","journal-title":"AAPPS Bull"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/4.910492"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742850"},{"key":"ref36","article-title":"Transiently powered computers","author":"ransford","year":"2013"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2013.2245638"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/LMAG.2016.2604205"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.182"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744842"},{"key":"ref61","first-page":"1519","article-title":"A compression-based area-efficient recovery architecture for nonvolatile processors","author":"wang","year":"2012","journal-title":"Proc DATE"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1145\/2618128.2618136"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280761"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747910"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2192661"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/.2006.1629510"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428027"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2631644"},{"key":"ref20","year":"2011","journal-title":"Predictive technology models"},{"key":"ref22","year":"2017","journal-title":"Mixed Signal Microcontroller"},{"key":"ref21","first-page":"22","article-title":"Cacti 6.0: A tool to model large caches","author":"muralimanohar","year":"2009"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/NVMSA.2015.7304357"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176595"},{"key":"ref26","first-page":"83","article-title":"A 15 ns 4 Mb NVSRAM in $0.13\\mu $ SONOS technology","author":"fliesler","year":"2008","journal-title":"Proc NVSMW\/ICMTD"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"7","DOI":"10.7873\/DATE.2015.0357","article-title":"An Energy Efficient Backup Scheme with Low Inrush Current for Nonvolatile SRAM in Energy Harvesting Sensor Nodes","author":"hehe li","year":"2015","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2284367"},{"key":"ref51","first-page":"149","article-title":"A 3 us wake-up time nonvolatile processor based on ferroelectric flip-flops","author":"wang","year":"2012","journal-title":"Proc ESSCIRC"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744809"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056060"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/2983990.2983995"},{"key":"ref56","first-page":"17","article-title":"Intermittent computation without hardware support or programmer intervention","author":"van der woude","year":"2016","journal-title":"Proc OSDI"},{"key":"ref55","first-page":"325","article-title":"The neverending runtime: Using new technologies for ultra-low power applications with an unlimited runtime","author":"cassens","year":"2016","journal-title":"Proc EWSN"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/2737924.2737978"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2015.7180584"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757392"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2983628"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547698"},{"key":"ref40","first-page":"334","article-title":"An 82 $\\mu $ A\/MHz microcontroller with embedded FeRAM for energy-harvesting applications","author":"zwerg","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2004.836740"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.7567\/APEX.7.103001"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2011.6035047"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2014.7050077"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2014.63"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2700249"},{"key":"ref18","author":"fong","year":"2013","journal-title":"SPICE Models for Magnetic Tunnel Junctions Based on Monodomain Approximation"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2804"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2656075.2656089"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742919"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.48.043001"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"10-1","DOI":"10.1145\/2950054","article-title":"Sleep-mode voltage scaling: Enabling SRAM data retention at ultra-low power in embedded microcontrollers","volume":"16","author":"jayakumar","year":"2017","journal-title":"ACM Trans Embed Comput Syst"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"555","DOI":"10.1126\/science.1218197","article-title":"Spin-torque switching with the giant spin Hall effect of tantalum","volume":"336","author":"liu","year":"2012","journal-title":"Science"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.51.02BD01"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898029"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2016.52"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.88"},{"key":"ref45","first-page":"1","article-title":"A 10.5 $\\mu $ A\/MHz at 16 MHz single-cycle non-volatile memory access microcontroller with full state retention at 108 nA in a 90 nm process","author":"singhal","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/2968456.2968477"},{"key":"ref47","first-page":"84","article-title":"A 65 nm ReRAM-enabled nonvolatile processor with $6\\times$ reduction in restore time and $4\\times$ higher clock frequency using adaptive data retention and self-write-termination nonvolatile logic","author":"liu","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2547919"},{"key":"ref41","first-page":"137","article-title":"Efficient state retention for transiently-powered embedded sensing","author":"bhatti","year":"2016","journal-title":"Proc EWSN"},{"key":"ref44","first-page":"202c","article-title":"A MCU platform with embedded FRAM achieving 350 nA current consumption in real-time clock mode with full state retention and $6.5~\\mu $ s system wakeup time","author":"baumann","year":"2013","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref43","first-page":"432","article-title":"An 8 MHz 75 $\\mu $ A\/MHz zero-leakage non-volatile logic-based cortex-M0 MCU SoC exhibiting 100% digital state retention at VDD= 0V with <400 ns wakeup and sleep transitions","author":"bartling","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/92\/8263418\/8125591-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8263418\/08125591.pdf?arnumber=8125591","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,9]],"date-time":"2022-08-09T15:06:47Z","timestamp":1660057607000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8125591\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2]]},"references-count":64,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2767033","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,2]]}}}