{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,25]],"date-time":"2026-10-25T07:41:34Z","timestamp":1792914094833,"version":"4.5.0"},"reference-count":64,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2018,2,1]],"date-time":"2018-02-01T00:00:00Z","timestamp":1517443200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,2,1]],"date-time":"2018-02-01T00:00:00Z","timestamp":1517443200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,2,1]],"date-time":"2018-02-01T00:00:00Z","timestamp":1517443200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,2,1]],"date-time":"2018-02-01T00:00:00Z","timestamp":1517443200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2016-SD-2723"],"award-info":[{"award-number":["2016-SD-2723"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Center for Spintronic Materials, Interfaces, and Novel Architectures (C-SPIN), a MARCO and DARPA sponsored StarNet Center, the Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000005","name":"DoD Vannevar Bush Fellowship","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000005","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,2]]},"DOI":"10.1109\/tvlsi.2017.2767033","type":"journal-article","created":{"date-parts":[[2017,11,30]],"date-time":"2017-11-30T14:39:08Z","timestamp":1512052748000},"page":"294-307","source":"Crossref","is-referenced-by-count":28,"title":["Designing Energy-Efficient Intermittently Powered Systems Using Spin-Hall-Effect-Based Nonvolatile SRAM"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8848-1069","authenticated-orcid":false,"given":"Arnab","family":"Raha","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9911-2624","authenticated-orcid":false,"given":"Akhilesh","family":"Jaiswal","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0086-1076","authenticated-orcid":false,"given":"Syed Shakib","family":"Sarwar","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hrishikesh","family":"Jayakumar","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4713-5386","authenticated-orcid":false,"given":"Vijay","family":"Raghunathan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kaushik","family":"Roy","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2631644"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428027"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742919"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2656075.2656089"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2950054"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.48.043001"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.51.02BD01"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1126\/science.1218197"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2016.52"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2983628"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547698"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2004.836740"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.7567\/APEX.7.103001"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2011.6035047"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2014.7050077"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2014.63"},{"key":"ref17","first-page":"8-1","article-title":"QuickRecall: A HW\/SW approach for computing across power cycles in transiently powered computers","author":"Jayakumar","year":"2015","journal-title":"J. Emerg. Technol. Comput. Syst."},{"key":"ref18","volume-title":"SPICE Models for Magnetic Tunnel Junctions Based on Monodomain Approximation","author":"Fong","year":"2013"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2804"},{"key":"ref20","volume-title":"Predictive Technology Models","year":"2011"},{"key":"ref21","first-page":"22","article-title":"Cacti 6.0: A tool to model large caches","author":"Muralimanohar","year":"2009"},{"key":"ref22","volume-title":"MSP430FR573x Mixed-Signal Microcontrollers","year":"2017"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176595"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/NVMSA.2015.7304357"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0357"},{"key":"ref26","first-page":"83","article-title":"A 15 ns 4 Mb NVSRAM in \n$0.13\\mu $\n SONOS technology","volume-title":"Proc. NVSMW\/ICMTD","author":"Fliesler"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2192661"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280761"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/.2006.1629510"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/4.910492"},{"issue":"6","key":"ref31","first-page":"33","article-title":"Spin-transfer torque MRAM (STT-MRAM): Challenges and prospects","volume":"18","author":"Huai","year":"2008","journal-title":"AAPPS Bull."},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742851"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2016.2640338"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/LMAG.2016.2604205"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2013.2245638"},{"key":"ref36","article-title":"Transiently powered computers","author":"Ransford","year":"2013"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742850"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1961295.1950386"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2014.2371494"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2011.5746342"},{"key":"ref41","first-page":"137","article-title":"Efficient state retention for transiently-powered embedded sensing","volume-title":"Proc. EWSN","author":"Bhatti"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2547919"},{"key":"ref43","first-page":"432","article-title":"An 8 MHz 75 \n$\\mu $\nA\/MHz zero-leakage non-volatile logic-based cortex-M0 MCU SoC exhibiting 100% digital state retention at VDD= 0V with <400 ns wakeup and sleep transitions","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Bartling"},{"key":"ref44","first-page":"C202","article-title":"A MCU platform with embedded FRAM achieving 350 nA current consumption in real-time clock mode with full state retention and \n$6.5~\\mu $\ns system wakeup time","volume-title":"Proc. Symp. VLSI Circuits","author":"Baumann"},{"key":"ref45","first-page":"1","article-title":"A 10.5 \n$\\mu $\nA\/MHz at 16 MHz single-cycle non-volatile memory access microcontroller with full state retention at 108 nA in a 90 nm process","volume-title":"IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers","author":"Singhal"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.88"},{"key":"ref47","first-page":"84","article-title":"A 65 nm ReRAM-enabled nonvolatile processor with \n$6\\times$\n reduction in restore time and \n$4\\times$\n higher clock frequency using adaptive data retention and self-write-termination nonvolatile logic","volume-title":"IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers","author":"Liu"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/2968456.2968477"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898029"},{"issue":"1","key":"ref50","doi-asserted-by":"crossref","first-page":"95","DOI":"10.1109\/JSSC.2013.2284367","article-title":"An FRAM-based nonvolatile logic MCU SoC exhibiting 100% digital state retention at VDD= 0 V achieving zero leakage with <400-ns wakeup time for ULP applications","volume":"49","author":"Khanna","year":"2014","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/esscirc.2012.6341281"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2014.6757392"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2015.7180584"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/2813885.2737978"},{"key":"ref55","first-page":"325","article-title":"The neverending runtime: Using new technologies for ultra-low power applications with an unlimited runtime","volume-title":"Proc. EWSN","author":"Cassens"},{"key":"ref56","first-page":"17","article-title":"Intermittent computation without hardware support or programmer intervention","volume-title":"Proc. OSDI","author":"Van Der Woude"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/3022671.2983995"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056060"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744809"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.182"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/date.2012.6176714"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744842"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1145\/2618128.2618136"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747910"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/92\/8263418\/8125591-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8263418\/08125591.pdf?arnumber=8125591","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,10,25]],"date-time":"2026-10-25T07:24:43Z","timestamp":1792913083000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8125591\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2]]},"references-count":64,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2767033","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,2]]}}}