{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,16]],"date-time":"2026-01-16T04:08:34Z","timestamp":1768536514253,"version":"3.49.0"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2018,3,1]],"date-time":"2018-03-01T00:00:00Z","timestamp":1519862400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.1109\/tvlsi.2017.2769125","type":"journal-article","created":{"date-parts":[[2017,11,16]],"date-time":"2017-11-16T19:11:15Z","timestamp":1510859475000},"page":"445-456","source":"Crossref","is-referenced-by-count":7,"title":["Rapid Memory-Aware Selection of Hardware Accelerators in Programmable SoC Design"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8257-2974","authenticated-orcid":false,"given":"Alok","family":"Prakash","sequence":"first","affiliation":[]},{"given":"Christopher T.","family":"Clarke","sequence":"additional","affiliation":[]},{"given":"Siew-Kei","family":"Lam","sequence":"additional","affiliation":[]},{"given":"Thambipillai","family":"Srikanthan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.173"},{"key":"ref30","first-page":"200","author":"ray","year":"2004","journal-title":"Knapsack Model and Algorithm for HW\/SW Partitioning Problem"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.906457"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/40.848473"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244088"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11515-8_11"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1450135.1450191"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435303"},{"key":"ref16","year":"2017","journal-title":"ARM Ltd"},{"key":"ref17","year":"2017","journal-title":"Synopsys"},{"key":"ref18","year":"2017","journal-title":"Introduction to AMBA 4 ACE"},{"key":"ref19","year":"2017","journal-title":"AMBA 4 ACE (AXI Coherency Extensions) Verification IP"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2008.06.003"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815968"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/378795.378840"},{"key":"ref3","year":"2017","journal-title":"Altera SoC FPGAs"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2013.6567547"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjjip.17.242"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339231"},{"key":"ref8","author":"hennessy","year":"2011","journal-title":"Computer Architecture A Quantitative Approach"},{"key":"ref7","year":"0","journal-title":"Mibench 1 0"},{"key":"ref2","year":"2017","journal-title":"Zynq-7000 All Programmable SoC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/92.924041"},{"key":"ref1","first-page":"1","article-title":"Toward cache-friendly hardware accelerators","author":"shao","year":"2015","journal-title":"Proc Sensors Cloud Archit Workshop"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456939"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950423"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763246"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/CADGRAPHICS.2015.49"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.73"},{"key":"ref26","year":"2017","journal-title":"Compiler Infrastructure"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2015.7314439"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8300457\/08113503.pdf?arnumber=8113503","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:21:54Z","timestamp":1642004514000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8113503\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":31,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2769125","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,3]]}}}