{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,5]],"date-time":"2026-04-05T05:32:59Z","timestamp":1775367179622,"version":"3.50.1"},"reference-count":53,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2018,3,1]],"date-time":"2018-03-01T00:00:00Z","timestamp":1519862400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,3,1]],"date-time":"2018-03-01T00:00:00Z","timestamp":1519862400000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,3,1]],"date-time":"2018-03-01T00:00:00Z","timestamp":1519862400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,3,1]],"date-time":"2018-03-01T00:00:00Z","timestamp":1519862400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Strategic CAD Labs, Intel Corporation, Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2721.001"],"award-info":[{"award-number":["2721.001"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1526562"],"award-info":[{"award-number":["CNS-1526562"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.1109\/tvlsi.2017.2770163","type":"journal-article","created":{"date-parts":[[2017,11,27]],"date-time":"2017-11-27T19:07:17Z","timestamp":1511809637000},"page":"544-557","source":"Crossref","is-referenced-by-count":79,"title":["Algorithmic Optimization of Thermal and Power Management for Heterogeneous Mobile Platforms"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1085-2189","authenticated-orcid":false,"given":"Ganapati","family":"Bhat","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gaurav","family":"Singla","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8476-0343","authenticated-orcid":false,"given":"Ali K.","family":"Unver","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5045-5535","authenticated-orcid":false,"given":"Umit Y.","family":"Ogras","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898031"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2017.2683487"},{"key":"ref33","first-page":"1","article-title":"Statistical thermal evaluation and mitigation techniques for 3D chip-multiprocessors in the presence of process variations","author":"juan","year":"2011","journal-title":"Proc Design Autom Test Eur Conf Exhib"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763053"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090885"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419681"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372574"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2891409"},{"key":"ref35","first-page":"1","article-title":"Efficient task partitioning and scheduling for thermal management in multicore processors","author":"wang","year":"2015","journal-title":"Proc Int Symp Quality Electron Design"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.32"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337436"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774677"},{"key":"ref29","first-page":"257","article-title":"Dynamic power management of voltage-frequency island partitioned networks-on-chip using Intel’s single-chip cloud computer","author":"david","year":"2011","journal-title":"Proc IEEE\/ACM Int Symp Netw Chip"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2014.6948916"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691125"},{"key":"ref20","doi-asserted-by":"crossref","DOI":"10.1145\/2390191.2390198","article-title":"Thermal prediction and adaptive control through workload phase detection","volume":"18","author":"cochran","year":"2013","journal-title":"ACM Trans Design Autom Electron Syst"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560050"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090802"},{"key":"ref24","doi-asserted-by":"crossref","DOI":"10.1017\/CBO9781139195065","author":"taur","year":"2009","journal-title":"Fundamentals of Modern VLSI Devices"},{"key":"ref23","article-title":"Temperature sensor integral with microprocessor and methods of using same","author":"lee","year":"1999"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.2361519"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/9780470544365"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511804441"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref53","year":"2017","journal-title":"ODROID-XU3 Linux Kernel Source Tree"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372658"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903261"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2161308"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1150019.1136493"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.8"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2061310"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2010.2052059"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391658"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2247656"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2026357"},{"key":"ref4","author":"benini","year":"2012","journal-title":"Dynamic Power Management Design Techniques and CAD Tools"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.58"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993657"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488949"},{"key":"ref8","year":"2016","journal-title":"ODROID-XU+E and ODROID-XU3"},{"key":"ref7","author":"greenhalgh","year":"2011","journal-title":"Big little Processing with Arm cortex-a15 & cortex-a7"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.2307\/2324036"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/980152.980157"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/3126567"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/1331331.1331341"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2015.06.009"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.1036"},{"key":"ref41","first-page":"215","article-title":"The ondemand governor","volume":"2","author":"pallipadi","year":"2006","journal-title":"Proc Linux Symp"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364517"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1504\/IJHPSA.2014.061448"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/92\/8300457\/8120141-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8300457\/08120141.pdf?arnumber=8120141","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:48:34Z","timestamp":1649443714000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8120141\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":53,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2770163","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,3]]}}}