{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T23:29:15Z","timestamp":1774740555151,"version":"3.50.1"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2018,3,1]],"date-time":"2018-03-01T00:00:00Z","timestamp":1519862400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Singapore Ministry of Education Academic Research Fund Tier 1","award":["MOE RG86\/16"],"award-info":[{"award-number":["MOE RG86\/16"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.1109\/tvlsi.2017.2771429","type":"journal-article","created":{"date-parts":[[2017,11,23]],"date-time":"2017-11-23T19:10:02Z","timestamp":1511464202000},"page":"599-603","source":"Crossref","is-referenced-by-count":22,"title":["A 0.013-mm<sup>2<\/sup> 0.53-mW\/Gb\/s 32-Gb\/s Hybrid Analog Equalizer Under 21-dB Channel Loss in 65-nm CMOS"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9983-5232","authenticated-orcid":false,"given":"Arya","family":"Balachandran","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2794-1324","authenticated-orcid":false,"given":"Yong","family":"Chen","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0298-6232","authenticated-orcid":false,"given":"Chirn Chye","family":"Boon","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2077050"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330684"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2134450"},{"key":"ref13","first-page":"102","article-title":"A 3.1 mW\/Gbps 30 Gbps quarter-rate triple-speculation 15-tap SC-DFE RX data path in 32 nm CMOS","author":"toifl","year":"2012","journal-title":"Proc Symp VLSI Circuits (VLSIC)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2364271"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005535"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2318733"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2047311"},{"key":"ref5","first-page":"38","article-title":"28 Gb\/s 560 mW multi-standard SerDes with singlestage analog front-end and 14-tap decision-feedback equalizer in 28 nm CMOS","author":"kimura","year":"2014","journal-title":"IEEE ISSCC Tech Dig"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.2010177"},{"key":"ref7","first-page":"ii-49","article-title":"A 5-Gb\/s continuous-time adaptive equalizer and CDR using \n$0.18~\\mu $\nm CMOS","author":"kim","year":"2008","journal-title":"Proc Int SoC Design Conf"},{"key":"ref2","first-page":"104","article-title":"A wide common-mode fully-adaptive multi-standard 12.5Gb\/s backplane transceiver in 28 nm CMOS","author":"savoj","year":"2013","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2216414"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.835819"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8300457\/08119724.pdf?arnumber=8119724","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:21:54Z","timestamp":1642004514000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8119724\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":14,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2771429","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,3]]}}}