{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T18:29:32Z","timestamp":1772908172426,"version":"3.50.1"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2018,3,1]],"date-time":"2018-03-01T00:00:00Z","timestamp":1519862400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.1109\/tvlsi.2017.2775586","type":"journal-article","created":{"date-parts":[[2017,12,7]],"date-time":"2017-12-07T19:32:42Z","timestamp":1512675162000},"page":"531-543","source":"Crossref","is-referenced-by-count":12,"title":["Recovery-Aware Proactive TSV Repair for Electromigration Lifetime Enhancement in 3-D ICs"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6939-4552","authenticated-orcid":false,"given":"Shengcheng","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8353-1776","authenticated-orcid":false,"given":"Taeyoung","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zeyu","family":"Sun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2119-6869","authenticated-orcid":false,"given":"Sheldon X.-D.","family":"Tan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mehdi B.","family":"Tahoori","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7926986"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980080"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6165053"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2012.6313847"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2107924"},{"key":"ref15","article-title":"Finding representative workloads for computer system design","author":"bonebakker","year":"2007"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-36494-3_51"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228545"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466143"},{"key":"ref19","article-title":"Systems and methods utilizing redundancy in semiconductor chip interconnects","author":"laisne","year":"2013"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2523898"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2013.6653610"},{"key":"ref27","article-title":"Leverage recovery effect to reduce electromigration degradation in power\/ground TSV","author":"wang","year":"0","journal-title":"Proc Int Conf Comput -Aided Design"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2228742"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2016.10.007"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.23919\/SISPAD.2017.8085259"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428018"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2013.6615556"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2012.6241869"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2012.06.021"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429451"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372562"},{"key":"ref22","year":"0","journal-title":"Opencores Benchmarks"},{"key":"ref21","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4419-0784-4","author":"xie","year":"2010","journal-title":"Three-Dimensional Integrated Circuit Design"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2074070"},{"key":"ref23","year":"2010","journal-title":"Nangate 45 nm Library"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228477"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139179"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8300457\/08169107.pdf?arnumber=8169107","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:21:54Z","timestamp":1642004514000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8169107\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":29,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2775586","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,3]]}}}