{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,15]],"date-time":"2026-03-15T02:47:54Z","timestamp":1773542874093,"version":"3.50.1"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2018,3,1]],"date-time":"2018-03-01T00:00:00Z","timestamp":1519862400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"European H2020 Work Program under Project Flex5Gware"},{"name":"Franco-Romanian (ANR-UEFISCDI) Joint Research Program Blanc-2013 under Project DIAMOND"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.1109\/tvlsi.2017.2776561","type":"journal-article","created":{"date-parts":[[2017,12,14]],"date-time":"2017-12-14T19:24:30Z","timestamp":1513279470000},"page":"508-521","source":"Crossref","is-referenced-by-count":37,"title":["Analysis and Design of Cost-Effective, High-Throughput LDPC Decoders"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7422-4600","authenticated-orcid":false,"given":"Thien Truong","family":"Nguyen-Ly","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9362-8769","authenticated-orcid":false,"given":"Valentin","family":"Savin","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1453-2537","authenticated-orcid":false,"given":"Khoa","family":"Le","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7645-7136","authenticated-orcid":false,"given":"David","family":"Declercq","sequence":"additional","affiliation":[]},{"given":"Fakhreddine","family":"Ghaffari","sequence":"additional","affiliation":[]},{"given":"Oana","family":"Boncalo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2013.090513.120443"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2005.852852"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/B978-0-12-396499-1.00004-2"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2015.7182119"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"105","DOI":"10.1109\/TCSI.2009.2016171","article-title":"Min-sum decoder architectures with reduced word length for LDPC codes","volume":"57","author":"oh","year":"2010","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2011.08.002"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2014.7037290"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2016.7511111"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCW.2017.7962783"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/BlackSeaCom.2016.7901540"},{"key":"ref28","article-title":"MOSFET device scaling","author":"hauser","year":"2008","journal-title":"Handbook of Semiconductor Manufacturing Technology"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2009.090816"},{"key":"ref27","author":"bhatnagar","year":"2007","journal-title":"Advanced ASIC Chip Synthesis Using Synopsys Design Compiler Physical Compiler and PrimeTime"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2014.09.002"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2125030"},{"key":"ref5","first-page":"317","article-title":"A 115 mW 1 Gbps QC-LDPC decoder ASIC for WiMAX in 65 nm CMOS","author":"peng","year":"2011","journal-title":"Proc IEEE Asian Solid State Circuits Conf (A-SSCC)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ITA.2010.5454076"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/B978-0-12-396499-1.00013-3"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2055250"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1049\/el.2011.1184"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ITCC.2004.1286526"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/18.910577"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.895247"},{"key":"ref21","year":"2005"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2015.7517004"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"3430","DOI":"10.1109\/TCSI.2008.924892","article-title":"Algorithms of finding the first two minimum values and their hardware implementation","volume":"55","author":"wey","year":"2008","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2014.0347"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IranianCEE.2013.6599692"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8300457\/08207775.pdf?arnumber=8207775","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:21:54Z","timestamp":1642004514000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8207775\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":28,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2776561","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,3]]}}}