{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,26]],"date-time":"2026-07-26T06:02:11Z","timestamp":1785045731945,"version":"3.55.0"},"reference-count":68,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2018,3,1]],"date-time":"2018-03-01T00:00:00Z","timestamp":1519862400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,3,1]],"date-time":"2018-03-01T00:00:00Z","timestamp":1519862400000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,3,1]],"date-time":"2018-03-01T00:00:00Z","timestamp":1519862400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,3,1]],"date-time":"2018-03-01T00:00:00Z","timestamp":1519862400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100007245","name":"STARnet, a Semiconductor Research Corporation program sponsored by MARCO and DARPA","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007245","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1320808"],"award-info":[{"award-number":["1320808"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.1109\/tvlsi.2017.2776954","type":"journal-article","created":{"date-parts":[[2017,12,28]],"date-time":"2017-12-28T19:55:44Z","timestamp":1514490944000},"page":"470-483","source":"Crossref","is-referenced-by-count":299,"title":["Computing in Memory With Spin-Transfer Torque Magnetic RAM"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2291-7712","authenticated-orcid":false,"given":"Shubham","family":"Jain","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2434-0475","authenticated-orcid":false,"given":"Ashish","family":"Ranjan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kaushik","family":"Roy","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Anand","family":"Raghunathan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844483"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056040"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/2.928624"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694774"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1997.585348"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2463585.2463590"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001178"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.9"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2015.2409732"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/514191.514197"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2362853"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059068"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090704"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2279137"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1063\/1.2976435"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.8"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2015.7273481"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2006.354942"},{"key":"ref66","article-title":"Spice models for magnetic tunnel junctions based on monodomain approximation","author":"fong","year":"2016"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2412960"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2804"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.33"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2463585.2463589"},{"key":"ref1","year":"2015","journal-title":"Everspin | The MRAM Company"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2010.2075920"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993611"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993623"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429400"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2013.6720849"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840931"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629936"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2017.8106959"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2434872"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2013.6571796"},{"key":"ref58","year":"2017","journal-title":"Nios II Processor"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627625"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744900"},{"key":"ref54","first-page":"1","article-title":"A machine-learning classifier implemented in a standard 6T SRAM array","author":"zhang","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits (VLSI)"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2017.2703863"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485939"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749716"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2035509"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/2600212.2600213"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2456510"},{"key":"ref13","first-page":"1","article-title":"Improving STT-MRAM density through multibit error correction","author":"bel","year":"2014","journal-title":"Proc Design Autom and Test in Euro Conf and Exhib (DATE'05)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2013.07.036"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2014.2374291"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2239671"},{"key":"ref17","first-page":"19.1.1","article-title":"Co\/Ni based p-MTJ stack for sub-20 nm high density stand alone and high performance embedded memory application","author":"kar","year":"2014","journal-title":"IEDM Tech Dig"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744799"},{"key":"ref19","first-page":"69","article-title":"Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs","author":"mishra","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228406"},{"key":"ref3","year":"2017","journal-title":"Avalanche Technology—Enterprise Solid State Storage Arrays"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2041476"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"},{"key":"ref8","first-page":"1","article-title":"A 3.3 ns-access-time 71.2 \n$\\mu$\nW\/MHz 1 Mb embedded STT-MRAM using physically eliminated read-disturb scheme and normally-off memory architecture","author":"noguchi","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333664"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2016.2570248"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228447"},{"key":"ref46","first-page":"8326","article-title":"An energy-efficient VLSI architecture for pattern recognition via deep embedding of computation in SRAM","author":"kang","year":"2014","journal-title":"Proc IEEE Int Conf Acoust Speech Signal Process (ICASSP)"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"ref47","article-title":"General structure for computational random access memory (CRAM)","author":"wang","year":"2015"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2012.21"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"ref44","first-page":"432","article-title":"A 1.2 V 8 Gb 8-channel 128 GB\/s high-bandwidth memory (HBM) stacked DRAM with effective microbump I\/O test methods using 29 nm process and TSV","author":"lee","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2011.7477494"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/92\/8300457\/8241447-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8300457\/08241447.pdf?arnumber=8241447","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:48:34Z","timestamp":1649443714000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8241447\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":68,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2776954","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,3]]}}}