{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,6]],"date-time":"2026-03-06T06:16:26Z","timestamp":1772777786284,"version":"3.50.1"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2018,4,1]],"date-time":"2018-04-01T00:00:00Z","timestamp":1522540800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/tvlsi.2017.2777788","type":"journal-article","created":{"date-parts":[[2018,1,5]],"date-time":"2018-01-05T19:52:49Z","timestamp":1515181969000},"page":"609-620","source":"Crossref","is-referenced-by-count":41,"title":["Sense-Amplifier-Based Flip-Flop With Transition Completion Detection for Low-Voltage Operation"],"prefix":"10.1109","volume":"26","author":[{"given":"Hanwool","family":"Jeong","sequence":"first","affiliation":[]},{"given":"Tae Woo","family":"Oh","sequence":"additional","affiliation":[]},{"given":"Seung Chul","family":"Song","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0757-2581","authenticated-orcid":false,"given":"Seong-Ook","family":"Jung","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2004.839149"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2007.50"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.760383"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803943"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.10.002"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060413"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542315"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.845191"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1049\/el:20000409"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.859586"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7538918"},{"key":"ref19","first-page":"1","article-title":"Low-k interconnect stack with metal-insulator-metal capacitors for 22 nm high volume manufacturing","author":"ingerly","year":"2012","journal-title":"Proc IEEE Int Interconnect Technol Conf (IITC)"},{"key":"ref28","first-page":"181","article-title":"Minimum supply voltage for sequential logic circuits in a 22 nm technology","author":"chia-hsiang","year":"2013","journal-title":"Proc IEEE Int Symp Low Power Electron Design (ISLPED)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.340417"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2033538"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1973.1050440"},{"key":"ref6","first-page":"338","article-title":"A 77% energy-saving 22-transistor single-phase-clocking D-flip-flop with adaptive-coupling configuration in 40 nm CMOS","author":"teh","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2041376"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2001.945371"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1996.488543"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1393921.1393979"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2169311"},{"key":"ref9","first-page":"ii-477","article-title":"Low power and high speed explicit-pulsed flip-flops","volume":"2","author":"peiyi","year":"2002","journal-title":"Proc Midwest Symp Circuits Syst (MWSCAS)"},{"key":"ref1","first-page":"1149","article-title":"Near-threshold voltage (NTV) design—Opportunities and challenges","author":"kaul","year":"2012","journal-title":"Proc 49th ACM\/EDAC\/IEEE Design Autom Conf (DAC)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2252211"},{"key":"ref22","first-page":"131","article-title":"A 22 nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors","author":"auth","year":"2012","journal-title":"Proc Symp VLSI Technol (VLSIT)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2012.6341249"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2008.4588544"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2010.06.009"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424366"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8320391\/08247273.pdf?arnumber=8247273","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:21:49Z","timestamp":1642004509000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8247273\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":31,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2777788","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,4]]}}}