{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T14:06:39Z","timestamp":1766066799284,"version":"3.37.3"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2018,4,1]],"date-time":"2018-04-01T00:00:00Z","timestamp":1522540800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/tvlsi.2017.2780272","type":"journal-article","created":{"date-parts":[[2017,12,28]],"date-time":"2017-12-28T19:55:44Z","timestamp":1514490944000},"page":"756-767","source":"Crossref","is-referenced-by-count":17,"title":["A Continuous-Time MASH 1-1-1 Delta\u2013Sigma Modulator With FIR DAC and Encoder-Embedded Loop-Unrolling Quantizer in 40-nm CMOS"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5605-3409","authenticated-orcid":false,"given":"Qiyuan","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3563-0320","authenticated-orcid":false,"given":"Alexander","family":"Edward","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dadian","family":"Zhou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7960-0177","authenticated-orcid":false,"given":"Jose","family":"Silva-Martinez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2634700"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2303815"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2289887"},{"key":"ref12","first-page":"256c","article-title":"A 54 mW 1.2 GS\/s 71.5 dB SNDR 50 MHz BW VCO-based CT \n$\\Delta \\Sigma$\n ADC using dual phase\/frequency feedback in 65 nm CMOS","author":"reddy","year":"2015","journal-title":"Proc Symp VLSI circuits (VLSI)"},{"key":"ref13","first-page":"280","article-title":"A 160 MHz-BW 72 dB-DR 40 mW continuous-time \n$\\Delta \\Sigma$\n modulator in 16 nm CMOS with analog ISI-reduction technique","author":"wu","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref14","first-page":"1","article-title":"A 13.3 mW 60 MHz bandwidth, 76 dB DR 6 GS\/s CTDSM with time interleaved FIR feedback","author":"jain","year":"2016","journal-title":"Proc Symp VLSI circuits (VLSI)"},{"key":"ref15","first-page":"470","article-title":"A 125 MHz-BW 71.9 dB-SNDR VCO-based CT \n$\\Delta \\Sigma$\n ADC with segmented phase-domain ELD compensation in 16 nm CMOS","author":"huang","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.836245"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2036759"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616361"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2364829"},{"key":"ref28","first-page":"498","article-title":"A low-noise low-voltage CT \n$\\Delta \\Sigma$\n modulator with digital compensation of excess loop delay","author":"fontaine","year":"2005","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2651055"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/50.144921"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217871"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.815023"},{"key":"ref29","first-page":"268","article-title":"A 28 fJ\/conv-step CT \n$\\Delta \\Sigma$\n modulator with 78 dB DR and 18 MHz BW in 28 nm CMOS using a highly digital multibit quantizer","author":"shu","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","first-page":"158","article-title":"A 20 mW 61 dB SNDR (60 MHz BW) 1b 3rd-order continuous-time delta-sigma modulator clocked at 6 GHz in 45 nm CMOS","author":"srinivasan","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2387849"},{"key":"ref7","first-page":"76","article-title":"$\\Sigma \\Delta$\n ADC with finite impulse response feedback DAC","author":"putter","year":"2004","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164963"},{"key":"ref9","first-page":"38c","article-title":"A 5 GS\/s 156 MHz BW 70 dB DR A 5 GS\/s 156 MHz BW 70 dB DR continuous-time sigma-delta modulator with time-interleaved reference data-weighted averaging","author":"dayanik","year":"2017","journal-title":"Proc Symp VLSI circuits (VLSI)"},{"key":"ref1","first-page":"164","article-title":"A 45 nm CMOS RF-to-bits LTE\/WCDMA FDD\/TDD \n$2{\\times} 2$\n MIMO base-station transceiver SoC with 200 MHz RF bandwidth","author":"klemmer","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2466459"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.906070"},{"key":"ref21","first-page":"278","article-title":"A 930 mW 69 dB-DR 465 MHz-BW CT 1–2 MASH ADC in 28 nm CMOS","author":"dong","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/82.769775"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.820856"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917499"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.807410"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8320391\/08241442.pdf?arnumber=8241442","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:21:49Z","timestamp":1642004509000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8241442\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":30,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2780272","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2018,4]]}}}