{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T17:09:32Z","timestamp":1769188172844,"version":"3.49.0"},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2018,4,1]],"date-time":"2018-04-01T00:00:00Z","timestamp":1522540800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/tvlsi.2017.2780800","type":"journal-article","created":{"date-parts":[[2018,1,17]],"date-time":"2018-01-17T19:31:35Z","timestamp":1516217495000},"page":"778-791","source":"Crossref","is-referenced-by-count":15,"title":["Enhancing Power, Performance, and Energy Efficiency in Chip Multiprocessors Exploiting Inverse Thermal Dependence"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0094-316X","authenticated-orcid":false,"given":"Katayoun","family":"Neshatpour","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wayne","family":"Burleson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amin","family":"Khajeh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Houman","family":"Homayoun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref38","year":"2013","journal-title":"Standard Performance Evaluation Corporation"},{"key":"ref33","first-page":"661","article-title":"High performance and low power transistors integrated in 65 nm bulk CMOS technology","author":"luo","year":"2004","journal-title":"IEDM Tech Dig"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2003.1269358"},{"key":"ref31","first-page":"1","article-title":"High performance 30 nm gate bulk CMOS for 45 nm node with $\\Sigma$ -shaped SiGe-SD","author":"ohta","year":"2005","journal-title":"IEDM Tech Dig"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"ref37","first-page":"819","article-title":"Simulation and modeling of a simultaneous multithreading processor","author":"tullsen","year":"1996","journal-title":"Proc CMG Conf"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488953"},{"key":"ref35","author":"gaisler","year":"2010","journal-title":"Leon3 Processor"},{"key":"ref34","first-page":"3","article-title":"High speed 45 nm gate length CMOSFETs integrated into a 90 nm bulk technology incorporating strain engineering","author":"chan","year":"2003","journal-title":"IEDM Tech Dig"},{"key":"ref10","first-page":"3081","article-title":"Design for cold test elimination—Facing the inverse temperature dependence (ITD) challenge","author":"latif","year":"2012","journal-title":"Proc ISCAS"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.158"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859620"},{"key":"ref12","first-page":"8","article-title":"A case for thermal-aware floorplanning at the microarchitectural level","volume":"7","author":"sankaranarayanan","year":"2005","journal-title":"Instruction-Level Parallelism"},{"key":"ref13","first-page":"1","article-title":"Temperature-aware design issues for SMT and CMP architectures","author":"donald","year":"2004","journal-title":"Proc Workshop Complexity-Effective Design"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1150019.1136493"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TrustCom.2011.147"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687457"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333686"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283790"},{"key":"ref19","first-page":"547","article-title":"Physical aware frequency selection for dynamic thermal management in multi-core systems","author":"mukherjee","year":"2006","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/16.918235"},{"key":"ref4","article-title":"Predictive technology models","author":"cao","year":"2012"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627608"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176453"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1142155.1142158"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2000.852648"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330659"},{"key":"ref8","first-page":"28","article-title":"Temperature dependence of propagation delay characteristic in LECTOR based CMOS circuit","author":"verma","year":"2011","journal-title":"Int J Comput Appl Electron Inf Commun Eng"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1999.777344"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.42"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2025884"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2742086"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871561"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751874"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/1531793.1531801"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"1479","DOI":"10.1109\/TCAD.2008.925793","article-title":"Three-dimensional chip-multiprocessor run-time thermal management","volume":"27","author":"zhu","year":"2008","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref47","first-page":"120","article-title":"Dynamic processor throttling for power efficient computations","author":"kondo","year":"2004","journal-title":"Proc Workshop on Power Aware Comput Syst"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2161308"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2013.6523594"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1998.655931"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/1450095.1450125"},{"key":"ref23","author":"razavi","year":"2001","journal-title":"Design of Analog CMOS Integrated Circuits"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2003.6"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.894605"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/1555349.1555369"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/81.933328"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8320391\/08262648.pdf?arnumber=8262648","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:21:49Z","timestamp":1642004509000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8262648\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":47,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2780800","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,4]]}}}