{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:54Z","timestamp":1740133314148,"version":"3.37.3"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2018,4,1]],"date-time":"2018-04-01T00:00:00Z","timestamp":1522540800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"RoMoL ERC Advanced Grant","award":["GA 321253"],"award-info":[{"award-number":["GA 321253"]}]},{"name":"European Union (FEDER funds)","award":["TTIN2015-65316-P"],"award-info":[{"award-number":["TTIN2015-65316-P"]}]},{"name":"FPU research grant from the Spanish MECD"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/tvlsi.2017.2784807","type":"journal-article","created":{"date-parts":[[2018,1,9]],"date-time":"2018-01-09T22:11:59Z","timestamp":1515535919000},"page":"639-652","source":"Crossref","is-referenced-by-count":1,"title":["Vector Processing-Aware Advanced Clock-Gating Techniques for Low-Power Fused Multiply-Add"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0524-7227","authenticated-orcid":false,"given":"Ivan","family":"Ratkovic","sequence":"first","affiliation":[]},{"given":"Oscar","family":"Palomar","sequence":"additional","affiliation":[]},{"given":"Milan","family":"Stanic","sequence":"additional","affiliation":[]},{"given":"Osman Sabri","family":"Unsal","sequence":"additional","affiliation":[]},{"given":"Adrian","family":"Cristal","sequence":"additional","affiliation":[]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927484"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306794"},{"journal-title":"ARM Cortex-A Series","year":"2016","key":"ref33"},{"key":"ref32","first-page":"316c","article-title":"A RISC-V vector processor with tightly-integrated switched-capacitor DC–DC converters in 28 nm FDSOI","author":"zimmer","year":"2015","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref31","first-page":"199","article-title":"A 45 nm 1.3 GHz 16.7 double-precision GFLOPS\/W RISC-V processor with vector accelerators","author":"lee","year":"2014","journal-title":"Proc Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1362622.1362646"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2015.06.005"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"journal-title":"Snapdragon Platform Comparison","year":"2016","key":"ref35"},{"journal-title":"Intel’s Silvermont Architecture Revealed Getting Serious About Mobile","year":"2016","key":"ref34"},{"key":"ref10","first-page":"19","article-title":"Joint circuit-system design space exploration of multiplier unit structure for energy-efficient vector processors","author":"ratkovi?","year":"2015","journal-title":"Proc IEEE Comput Soc Annu Symp VLSI (ISVLSI)"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/IEEESTD.2008.5976968"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2597917.2597919"},{"journal-title":"ARM processors","year":"2016","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-20340-9_8"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003586"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.81"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2015.7313819"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240934"},{"journal-title":"Intel AVX-512 Instructions","year":"2016","key":"ref19"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.6"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"930","DOI":"10.1109\/JSSC.2016.2519386","article-title":"A RISC-V vector processor with simultaneous-switching switched-capacitor DC–DC converters in 28 nm FDSOI","volume":"51","author":"zimmer","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253201"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000080"},{"key":"ref6","first-page":"113","article-title":"Deterministic clock gating for microprocessor power reduction","author":"li","year":"2003","journal-title":"Proc 9th Int Symp High-Perform Comput Archit (ISCA)"},{"journal-title":"Computer Architecture","year":"2011","author":"hennessy","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/277830.277935"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2009.17"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2009.5413158"},{"article-title":"Vector microprocessor","year":"1998","author":"asanovi?","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2013.6523602"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2934583.2934587"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"1901","DOI":"10.1109\/PROC.1966.5273","article-title":"very high-speed computing systems","volume":"54","author":"flynn","year":"1966","journal-title":"Proceedings of the IEEE"},{"journal-title":"Computer Arithmetic Algorithms and Hardware Designs","year":"2000","author":"behrooz","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/103162.103163"},{"key":"ref42","first-page":"260","article-title":"Vector instruction set support for conditional operations","author":"smith","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.62143"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/359327.359336"},{"journal-title":"Digital Arithmetic","year":"2003","author":"ercegovac","key":"ref23"},{"journal-title":"Berkeley Hardware Floating-Point Units","year":"2016","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/4.760381"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8320391\/08252727.pdf?arnumber=8252727","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:21:49Z","timestamp":1642004509000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8252727\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":42,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2784807","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2018,4]]}}}