{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,13]],"date-time":"2025-05-13T11:06:47Z","timestamp":1747134407637,"version":"3.37.3"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2018,4,1]],"date-time":"2018-04-01T00:00:00Z","timestamp":1522540800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","award":["105-2218-E-110-002"],"award-info":[{"award-number":["105-2218-E-110-002"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/tvlsi.2017.2785222","type":"journal-article","created":{"date-parts":[[2018,1,9]],"date-time":"2018-01-09T22:11:59Z","timestamp":1515535919000},"page":"663-670","source":"Crossref","is-referenced-by-count":4,"title":["A Reconfigurable Cache for Efficient Use of Tag RAM as Scratch-Pad Memory"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0206-1010","authenticated-orcid":false,"given":"Ing-Jer","family":"Huang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chun-Hung","family":"Lai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yun-Chung","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6062-9255","authenticated-orcid":false,"given":"Hsu-Kang","family":"Dow","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hung-Lun","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Dinero IV Trace-Driven Uniprocessor Cache Simulator","year":"1998","author":"edler","key":"ref10"},{"journal-title":"LEON2 Cache Memory VHDL Code","year":"2017","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364484"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"journal-title":"TMS320C6000 Programmers Guide","year":"2017","key":"ref14"},{"journal-title":"3rd Generation Intel XScale Microarchitecture","year":"2017","key":"ref15"},{"key":"ref16","first-page":"75","article-title":"Prototyping a configurable cache\/scratchpad memory with virtualized user-level RDMA capability","volume":"5","author":"kalokerinos","year":"2010","journal-title":"Trans High-Perform Embedded Archit Compil"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379049"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629923"},{"journal-title":"OpenRISC 1200 Tag RAM of the Data Cache Source Code","year":"2017","author":"lampret","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/774789.774805"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/581888.581891"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/54.844336"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993609"},{"key":"ref7","first-page":"45","article-title":"Dynamically reconfigurable hybrid cache: An energy-efficient last-level cache design","author":"chen","year":"2012","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"journal-title":"ARM Cortex A-8 Technical Reference Manual","year":"2014","key":"ref2"},{"journal-title":"Cortex-A9 Technical Reference Manual","year":"2010","key":"ref1"},{"article-title":"Virtual local stores: Enabling software-managed memory hierarchies in mainstream computing environments","year":"2009","author":"cook","key":"ref9"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751935"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364510"},{"journal-title":"NVIDIAs Next Generation CUDA Compute Architecture Fermi","year":"2009","key":"ref21"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/860176.860181"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8320391\/08252763.pdf?arnumber=8252763","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:21:49Z","timestamp":1642004509000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8252763\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":23,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2785222","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2018,4]]}}}