{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,14]],"date-time":"2025-04-14T21:17:00Z","timestamp":1744665420996,"version":"3.37.3"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2018,4,1]],"date-time":"2018-04-01T00:00:00Z","timestamp":1522540800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/tvlsi.2018.2789520","type":"journal-article","created":{"date-parts":[[2018,1,17]],"date-time":"2018-01-17T19:31:35Z","timestamp":1516217495000},"page":"697-710","source":"Crossref","is-referenced-by-count":6,"title":["RAMON: Region-Aware Memory Controller"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8336-9150","authenticated-orcid":false,"given":"Mario D.","family":"Marino","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1381-4364","authenticated-orcid":false,"given":"Kuan-Ching","family":"Li","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"SQUASH Simple QoS-Aware High-Performance Memory Scheduler for Heterogeneous Systems With Hardware Accelerators","year":"2017","key":"ref33"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref31","first-page":"19","article-title":"Memory bandwidth and machine balance in current high performance computers","author":"mccalpin","year":"1995","journal-title":"IEEE TCCA Newslett"},{"journal-title":"NVIDIAs Next Generation CUDA Compute Architecture Fermi","year":"2009","key":"ref30"},{"key":"ref34","doi-asserted-by":"crossref","first-page":"477","DOI":"10.7873\/DATE.2015.0969","article-title":"Exploiting DRAM Restore Time Variations in Deep Sub-Micron Scaling","author":"xianwei zhang","year":"2015","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523070"},{"journal-title":"The push of network processing to the top of the pyramid","year":"2017","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2482767.2482803"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081428"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.35"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1504\/IJES.2014.065000"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378638"},{"key":"ref17","first-page":"1","article-title":"Designing efficient memory for future computing systems","author":"udip","year":"2012"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950392"},{"journal-title":"The Open Standard for Parallel Programming of Heterogeneous Systems","year":"2016","key":"ref19"},{"key":"ref28","first-page":"453","author":"loh","year":"2008","journal-title":"Proc IEEE ISCA"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2009.20"},{"journal-title":"Micron Manufactures DRAM Components Modules and NAND Flash","year":"2016","key":"ref27"},{"journal-title":"PCI Express Architecture","year":"2017","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835945"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.44"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155664"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337207"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2451512.2451543"},{"journal-title":"AMD Reveals Details about Bulldozer Microprocessors","year":"2011","key":"ref2"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"850","DOI":"10.1145\/2228360.2228513","article-title":"A QoS-aware memory controller for dynamically balancing GPU and CPU bandwidth use in an MPSoC","author":"min kyu jeong","year":"2012","journal-title":"DAC Design Automation Conference 2012 DAC"},{"journal-title":"AMD Details First Arm-Based Server Chip Up to 16 Helpings of Cortex-A57 Clocked at 2GHz","year":"2013","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1287\/opre.9.3.383"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1038\/nature02921"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.62"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105748"},{"journal-title":"CACTI 5 1","year":"2017","key":"ref23"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8320391\/08260852.pdf?arnumber=8260852","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,31]],"date-time":"2023-08-31T15:44:07Z","timestamp":1693496647000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8260852\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":34,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2789520","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2018,4]]}}}