{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:54Z","timestamp":1740133314780,"version":"3.37.3"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2018,12,1]],"date-time":"2018-12-01T00:00:00Z","timestamp":1543622400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61374150"],"award-info":[{"award-number":["61374150"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1109\/tvlsi.2018.2791625","type":"journal-article","created":{"date-parts":[[2018,1,25]],"date-time":"2018-01-25T19:18:31Z","timestamp":1516907911000},"page":"2641-2647","source":"Crossref","is-referenced-by-count":2,"title":["Configurable Logic Operations Using Hybrid CRS-CMOS Cells"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4909-8286","authenticated-orcid":false,"given":"Xiaoping","family":"Wang","sequence":"first","affiliation":[]},{"given":"Shuai","family":"Li","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4587-3588","authenticated-orcid":false,"given":"Zhigang","family":"Zeng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2016.2519894"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2012.2192135"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1088\/0951-7715\/22\/3\/004"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081389"},{"key":"ref14","first-page":"1","article-title":"Complementary resistive switch based stateful logic operations using material implication","author":"yang","year":"2014","journal-title":"Proc IEEE Design Autom Test Eur Conf (DATE)"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"403","DOI":"10.1038\/nmat2748","article-title":"Complementary resistive switches for passive nanocrossbar memories","volume":"9","author":"linn","year":"2010","journal-title":"Nature Mater"},{"key":"ref16","first-page":"171","article-title":"Mad gates—Memristor logic design using driver circuitry","volume":"4","author":"guckert","year":"2016","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2012.10.001"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2013.6620207"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2011.2165690"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2014.06.006"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2016.2551224"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/23\/30\/305205"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2750074"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"873","DOI":"10.1038\/nature08940","article-title":"‘Memristive’ switches enable ‘stateful’ logic operations via material implication","volume":"464","author":"borghetti","year":"2010","journal-title":"Nature"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2504841"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2016.2554079"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2394450"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"80","DOI":"10.1038\/nature06932","article-title":"The missing memristor found","volume":"453","author":"strukov","year":"2008","journal-title":"Nature"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2016.2644603"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"104010","DOI":"10.1088\/0268-1242\/29\/10\/104010","article-title":"Memristor-based ternary content addressable memory (mTCAM) for data-intensive computing","volume":"29","author":"zheng","year":"2014","journal-title":"Semicond Sci Technol"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2016.2570248"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"journal-title":"Nanoscale Integration and Modeling (NIMO) Group","year":"2017","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1002\/cta.1957"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2158253"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8554317\/08269364.pdf?arnumber=8269364","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T02:17:01Z","timestamp":1643249821000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8269364\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12]]},"references-count":28,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2791625","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2018,12]]}}}