{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T08:41:20Z","timestamp":1774428080109,"version":"3.50.1"},"reference-count":65,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2018,5,1]],"date-time":"2018-05-01T00:00:00Z","timestamp":1525132800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,5,1]],"date-time":"2018-05-01T00:00:00Z","timestamp":1525132800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,5,1]],"date-time":"2018-05-01T00:00:00Z","timestamp":1525132800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,5,1]],"date-time":"2018-05-01T00:00:00Z","timestamp":1525132800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100007579","name":"Intramural Grant Program from Auburn University","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007579","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["NSF CCF 1527049"],"award-info":[{"award-number":["NSF CCF 1527049"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,5]]},"DOI":"10.1109\/tvlsi.2018.2797019","type":"journal-article","created":{"date-parts":[[2018,2,13]],"date-time":"2018-02-13T19:23:46Z","timestamp":1518549826000},"page":"818-830","source":"Crossref","is-referenced-by-count":76,"title":["Robust Design-for-Security Architecture for Enabling Trust in IC Manufacturing and Test"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4819-8728","authenticated-orcid":false,"given":"Ujjwal","family":"Guin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ziqi","family":"Zhou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adit","family":"Singh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1023833.1023873"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2279875"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2014.6855561"},{"key":"ref32","article-title":"Split manufacturing method for advanced semiconductor circuits","author":"jarvis","year":"2007"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/43.952741"},{"key":"ref30","author":"qu","year":"2003","journal-title":"Intellectual Property Protection in VLSI Designs Theory and Practice"},{"key":"ref37","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1007\/978-3-642-14452-3_1","article-title":"Physically unclonable functions: A study on the state of the art and future research directions","author":"maes","year":"2010","journal-title":"Proc Towards Hardware-Intrinsic Security"},{"key":"ref36","first-page":"63","article-title":"FPGA intrinsic PUFs and their use for ip protection","author":"guajardo","year":"2007","journal-title":"Proc Workshop Cryptographic Hardware Embedded Syst"},{"key":"ref35","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1145\/1278480.1278484","article-title":"physical unclonable functions for device authentication and secret key generation","author":"suh","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/586110.586132"},{"key":"ref60","first-page":"63","article-title":"Full hold-scan systems in microprocessors: Cost\/benefit analysis","volume":"8","author":"kuppuswamy","year":"2004","journal-title":"International Journal of Technology"},{"key":"ref62","first-page":"104","article-title":"E-QED: Electrical bug localization during post-silicon validation enabled by quick error detection and formal methods","author":"singh","year":"2017","journal-title":"Proc Int Conf Comput -Aided Verification"},{"key":"ref61","first-page":"1","article-title":"Functional Fmax test-time reduction using novel DFTs for circuit initialization","author":"guin","year":"2013","journal-title":"Proc IEEE Int Conf Comput Design (ICCD)"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1995.470387"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1998.694985"},{"key":"ref64","year":"2017","journal-title":"TetraMAX ATPG Automatic Test Pattern Generation"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.284"},{"key":"ref65","year":"2017","journal-title":"Synopsys 90 nm Generic Library for Teaching IC Design"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/43.952740"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2332291"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2017.7928946"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2028166"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2017.7906898"},{"key":"ref21","first-page":"363","article-title":"The state-of-the-art in ic reverse engineering","author":"torrance","year":"2009","journal-title":"Proc Workshop Cryptographic Hardw Embedded Syst (CHES)"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228377"},{"key":"ref23","author":"bushnell","year":"2000","journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2404876"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2017.2710954"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2015.23218"},{"key":"ref59","year":"2017","journal-title":"VCS Industry Highest Performance Simulation Solution"},{"key":"ref58","year":"2017","journal-title":"DC Ultra Concurrent Timing Area Power and Test Optimization"},{"key":"ref57","author":"albrecht","year":"2005","journal-title":"IWLS 2005 Benchmarks"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676477"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2015.7102410"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133985"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927112"},{"key":"ref52","first-page":"433","article-title":"Oracle-guided incremental SAT solving to reverse engineer camouflaged logic circuits","author":"liu","year":"2016","journal-title":"Proc Design Automat Test Europe Conf"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397343"},{"key":"ref11","first-page":"76","article-title":"IC activation and user authentication for security-sensitive systems","author":"huang","year":"2008","journal-title":"Proc IEEE Int Workshop Hardw -Orient Secur Trust"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.24"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-8080-9"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2893183"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2013.6653606"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2014.6962096"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-49019-9_13"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.896914"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/43.952740"},{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-319-11824-6","author":"tehranipoor","year":"2015","journal-title":"Counterfeit Integrated Circuits - Detection and Avoidance"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-013-5430-8"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378568"},{"key":"ref5","article-title":"Trends in the global IC design service market","author":"yeh","year":"2012"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"key":"ref7","first-page":"20:1","article-title":"Active hardware metering for intellectual property protection and security","author":"alkabani","year":"2007","journal-title":"Proc Usenix Secur Symp"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0687"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681649"},{"key":"ref46","first-page":"1","article-title":"Novel bypass attack and BDD-based tradeoff analysis against all known logic locking attacks","author":"xu","year":"2017","journal-title":"Proc 8th Int Conf Cryptogr Hardw Embedded Syst (CHES)"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060469"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858346"},{"key":"ref47","first-page":"127","article-title":"Mitigating sat attack on logic locking","author":"xie","year":"2016","journal-title":"Proc IEEE Int Conf Syst"},{"key":"ref42","author":"nagaraj","year":"2015","journal-title":"Choosing the right scan compression architecture for your design"},{"key":"ref41","year":"2015","journal-title":"Compression for Highest Test Quality and Lowest Test Cost"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2511144"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielaam\/92\/8345376\/8290974-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8345376\/08290974.pdf?arnumber=8290974","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T05:22:28Z","timestamp":1719811348000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8290974\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5]]},"references-count":65,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2797019","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,5]]}}}